

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	8MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212h1sdsp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	opeenieatiene ie	•
Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		• Minimum instruction execution time:
		125 ns (System clock = 8 MHz, VCC = 2.7 to 5.5 V)
		250  ns (System clock = 4 MHz, VCC = 2.2 to 5.5 V)
		• Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits • Multiply accumulate instruction: 16 bits $\times$ 16 bits $+$ 22 bits
		<ul> <li>Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits</li> <li>Operation mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>
Memory	ROM, RAM	Refer to Table 1.3 Product List for R8C/2H Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3
Detection	onoun	· voltage detection 5
Comparator		2 circuits (shared with voltage monitor 1 and voltage monitor 2)
Comparator		<ul> <li>External reference voltage input is available</li> </ul>
I/O Ports		Output-only: 1
		CMOS I/O ports: 15, selectable pull-up resistor
Clock	Clock generation	2 circuits: On-chip oscillator (high-speed, low-speed)
Clock	circuits	(high-speed on-chip oscillator has a frequency adjustment function),
		XCIN clock oscillation circuit (32 kHz)
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (low-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		• External: 3 sources, Internal: 17 sources, Software: 4 sources
		Priority levels: 7 levels
Watchdog Time	er	15 bits x 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RE	8 bits × 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
	<b>T DC</b>	compare mode
	Timer RF	16 bits × 1 (with capture/compare register pin and compare register pin)
Carial		Input capture mode, output compare mode
Serial	UART0, UART2	Clock synchronous serial I/O/UART × 2
Interface LIN Module		Hardware LIN: 1 (timer RA, UART0)
		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
Flash Memory		<ul> <li>Programming and erasure voltage. VCC = 2.7 to 5.5 V</li> <li>Programming and erasure endurance: 100 times</li> </ul>
		<ul> <li>Program security: ROM code protect, ID code check</li> </ul>
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Free	nuency/Supply	System clock = 8 MHz (VCC = 2.7 to 5.5 V)
Voltage	uency/Supply	System clock = $4 \text{ MHz} (\text{VCC} = 2.2 \text{ to } 5.5 \text{ V})$
Current consur	motion	5  mA (VCC = 5  V,  system clock = 8  MHz)
Current consu	npuon	$23 \mu\text{A} (\text{VCC} = 3 \text{V}, \text{ wait mode (low-speed on-chip oscillator on))}$
		$0.7 \ \mu\text{A} (\text{VCC} = 3 \text{ V}, \text{ stop mode, BGR trimming circuit disabled})$
Operating Amb	bient Temperature	$-20$ to $85^{\circ}$ C (N version)
	nent remperature	-20 to 85 °C (IV version) -40 to 85°C (D version) <sup>(1)</sup>
Packaga		
Package		20-pin LSSOP
		Package code: PLSP0020JB-A (previous code: 20P2F-A)

RENESAS

#### Table 1.1 Specifications for R8C/2H Group

NOTE: 1. Specify the D version if D version functions are to be used.


Current of Mar. 2008

## 1.2 Product List

Table 1.3 lists Product List for R8C/2H Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2H Group. Table 1.4 lists Product List for R8C/2J Group, Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2J Group.

		•		
Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212H1SNSP	4 Kbytes	256 bytes	PLSP0020JB-A	N version
R5F212H2SNSP	8 Kbytes	384 bytes	PLSP0020JB-A	
R5F212H1SDSP	4 Kbytes	256 bytes	PLSP0020JB-A	D version
R5F212H2SDSP	8 Kbytes	384 bytes	PLSP0020JB-A	









## 1.3 Block Diagram

Figure 1.3 shows a Block Diagram of R8C/2H Group and Figure 1.4 shows a Block Diagram of R8C/2J Group.







Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
INT interrupt input	INTO, INT1	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RF	TRFI	I	Timer RF input pin
	TRFO00 to TRFO02, TRFO10 to TRFO11	0	Timer RF output pins
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Serial data input pin
	TXD0	0	Serial data output pin
Comparator	VCMP1, VCMP2	I	Analog input pins to comparator
	CVREF	I	Reference voltage input pin to comparator
	VCOUT1, VCOUT2	0	Comparator output pins
I/O port	P1_0 to P1_7, P3_3, P3_7, P4_5, P6_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.

## Table 1.8 Pin Functions of R8C/2J Group


I: Input O: Output

I/O: Input and output

1. Overview

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



RENESAS




Figure 3.2

Memory Map of R8C/2J Group

Table 4.2	SFR Information (2) <sup>(1)</sup>
-----------	------------------------------------

Address 0030h	Register	Symbol	After reset
0030h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	0000100000 00h <sup>(3)</sup>
		VONZ	0010000b <sup>(4)</sup>
0033h			
0034h			
0035h		1100/40	000040405
0036h	Voltage Monitor 1 Circuit Control Register <sup>(5)</sup>	VW1C	00001010b
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	0000010b
0038h	Voltage Monitor 0 Circuit Control Register <sup>(2)</sup>	VW0C	1000X010b <sup>(3)</sup> 1100X011b <sup>(4)</sup>
0039h			
003Ah			
003Bh	Voltage Detection Circuit External Input Control Register	VCAB	00h
003Ch	Comparator Mode Register	ALCMR	00h
003Dh	Voltage Monitor Circuit Edge Select Register	VCAC	00h
003Eh 003Fh	BGR Control Register	BGRCR BGRTRM	00h
	BGR Trimming Register	BGRTRM	When Shipping
0040h 0041h	Comparator 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0041h 0042h	Comparator 1 Interrupt Control Register	VCMP1IC VCMP2IC	XXXXX000b
0042h 0043h	Comparator 2 Interrupt Control Register	VCIVIFZIC	
0043h 0044h			
004411 0045h			
0045h			
0040h			
004711 0048h			
0049h			
0045h	Timer RE Interrupt Control Register <sup>(6)</sup>	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register <sup>(6)</sup>	S2TIC	XXXXX000b
004Dh	UART2 Receive Interrupt Control Register <sup>(6)</sup>	S2RIC	XXXXX000b
004Ch	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Dh		KUFIC	~~~~000b
004En			
0041 h	Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0050h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h		00110	70000000
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah			
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh	Capture Interrupt Control Register	CAPIC	XXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
0000		1	
006Ch			
006Ch 006Dh 006Eh			

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.

Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. The LVDOON bit in the OFS register is set to 1 and hardware reset. Power-on reset, voltage monitor 0 reset, or the LVDOON bit in the OFS register is set to 0 and hardware reset. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3. This register is not implemented in the R8C/2J Group.

1. 2. 3. 4. 5. 6.



Address	Desister	Cumphiel	After reset
Address	Register	Symbol	Alter Teset
01B0h			
01B1h			
01B2h	Flack Manager Constant Descister A	EMD 4	0400000h
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h	Fleeh Memory Control Desister 1	FMR1	1000000
01B5h	Flash Memory Control Register 1	FINIR	1000000Xb
01B6h		EMD:	000000011
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			
01BAh 01BBh			
01BBh 01BCh			
01BDh			
01BDh			
01BEh			
01C0h			
01C1h			
01C1h			
01C2h		<u> </u>	
01C3h		<u> </u>	
01C411 01C5h		<u> </u>	
01C5h			
01C7h			
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h			
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
e		•	

#### SFR Information (8)<sup>(1)</sup> Table 4.8

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0270h		Cymso.	
0271h			
0272h			
0273h			
0274h			
0275h			
0276h			
0277h			
0278h			
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Eh			
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h	Timer RF Register	TRF	00h
0291h			00h
0292h			
0293h			
0294h			
0295h			
0296h			
0297h			
0298h			
0299h	Timer RE Control Register 2 <sup>(4)</sup>	TRFCR2	00h
029Ah	Timer RF Control Register 2 <sup>(4)</sup> Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1	TRFCR1	00h
029Ch	Timer RF Control Register 1 Capture and Compare 0 Register	TRFM0	0000h <sup>(2)</sup>
029Dh			FFFFh <sup>(3)</sup>
029Dh 029Eh	Compare 1 Register	TRFM1	FFFn®
029En 029Fh	Compare i Negisier		FFh
029Fn 02A0h			1111
02A0n 02A1h			
02A111 02A2h			
02A2h 02A3h			
02A3n 02A4h			
02A411 02A5h			
02A5h			<u> </u>
02A60 02A7h			
02A7h 02A8h			
02A8n 02A9h			
02A9n 02AAh			
0.0 \ D \			
02ABh			
02ACh			
02ACh 02ADh			
02ACh			

#### SFR Information (11)<sup>(1)</sup> Table 4.11

X: Undefined

NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. After input capture mode.
3. After output compare mode.
4. This register is not implemented in the R8C/2J Group.



Address	Register	Symbol	After reset
02B0h		eynizer	7
02B1h			
02B2h			
02B3h			
02B4h			
02B5h			
02B6h			
02B7h			
02B8h			
02B9h			
02BAh 02BBh			
02BBN 02BCh			
02BDh			
02BEh			
02BFh			
02C0h			
02C1h			
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h 02CAh			
02CAn 02CBh			
02CBh 02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h			
02D4h			
02D5h			
02D6h			
02D7h			
02D8h 02D9h			
02D9n 02DAh			
02DAn 02DBh			
02DDh			
02DDh			
02DEh		1	1
02DFh		1	1
02E0h			
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h 02F6h			
02F6f1 02F7h			
02F7h 02F8h			
02F9h			
02FAh			
02FBh	Pin Select Register 4	PINSR4	00h
02FCh			
02FCh 02FDh			
02FCh 02FDh 02FEh			
02FCh	Timer RF Output Control Register	TRFOUT	00h

#### SFR Information (12)<sup>(1)</sup> Table 4.12

X: Undefined

NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.



Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vref	Internal reference voltage	Vcc = 2.2 V to 5.5 V, Topr = 25°C	1.15	1.25	1.35	V
		Vcc = 2.2 V to 5.5 V, Topr = -40 to 85°C	_	1.25	-	V
Vcref	External input reference voltage	Vcc = 2.2 V to 4.0 V	0.5	-	Vcc - 1.1	V
		Vcc = 4.0 V to 5.5 V	0.5	-	Vcc - 1.5	V
Vcin	External comparison voltage input range		-0.3	-	Vcc + 0.3	V
Vofs	Input offset voltage		-	20	120	mV
Tcrsp	Response time		-	4	-	μS

#### Table 5.8 **Comparator Electrical Characteristics**

NOTE:

1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

#### Table 5.9 **High-speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
fOCO-F	High-speed on-chip oscillator frequency	Vcc = 4.75 V to 5.25 V	7.76	8	8.24	MHz
	temperature • supply voltage dependence	$T_{opr} = 0$ to $60^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V	7.68	8	8.32	MHz
		$T_{opr} = -20 \text{ to } 85^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V	7.44	8	8.32	MHz
		$T_{opr} = -40 \text{ to } 85^{\circ}C^{(2)}$				
		Vcc = 2.2 V to 5.5 V	7.04	8	8.96	MHz
		$T_{opr} = -20 \text{ to } 85^{\circ}C^{(3)}$				
		Vcc = 2.2 V to 5.5 V	6.8	8	9.2	MHz
		$T_{opr} = -40 \text{ to } 85^{\circ}C^{(3)}$				

NOTES:

1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the HRA1 register is set to the value before shipment and the HRA2 register is set to 00h.

3. These standard values show when the correction value in the FRA6 register is written into the HRA1 register.

#### Table 5.10 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	_	15	_	μA

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

#### Table 5.11 **Power Supply Circuit Timing Characteristics**

Symbol Parameter		Condition		Standard			
Symbol	T arameter	Condition		Тур.	Max.	Unit	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	-	2000	μs	
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μS	

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{\text{Opr}}$  = 25°C.

Waiting time until the internal power supply generation circuit stabilizes during power-on.
 Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



# Table 5.19Electrical Characteristics (4) [Vcc = 3 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)


Symbol	Parameter		Condition	9	Standar	d	Unit
Symbol				Min.	Тур.	Max.	Jin
lcc	Power supply current $(Vcc = 2.7 \text{ to } 3.3 \text{ V})$	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	_	mA
	Single-chip mode, output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	-	mA
	other pins are vss	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	_	130	300	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μA
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	3.8	_	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	2	_	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	8	-	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	6	_	μA
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.7	3	μA
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.1	_	μA
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	7	μA
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5.5	_	μA

RENESAS

Table 5.28Serial Interface
----------------------------

Symbol	Parameter		Standard		
	Faidhelei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	800	-	ns	
tW(CKH)	CLKi input "H" width	400	-	ns	
tW(CKL)	CLKi input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	-	200	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	150	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 2





## Table 5.29 External Interrupt INTi (i = 0 or 1) Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi input "H" width	1000(1)	-	ns	
tw(INL)	INTi input "L" width	1000(2)	I	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.14 External Interrupt INTi Input Timing Diagram when VCC = 2.2 V

Symbol	Parameter	Conditions		Unit		
Symbol	Faranielei	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance <sup>(2)</sup>		100 <sup>(3)</sup>	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		=	0.4	9	S
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	_	_	year

### Table 5.32 Flash Memory (Program ROM) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at  $T_{opr} = 0$  to 60°C, unless otherwise specified.

 Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.


7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Condition	Standard			Unit	
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Offic	
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		-	-	0.1	V	
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V	
trth	External power Vcc rise gradient <sup>(2)</sup>		20	-	-	mV/msec	

Table 5.36	Power-on Reset Circuit,	Voltage Monitor 0 Reset	Electrical Characteristics <sup>(3)</sup>
------------	-------------------------	-------------------------	---

NOTES:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if  $Vcc \ge 1.0$  V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if  $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$ , maintain tw(por1) for 3,000 s or more if  $-40^{\circ}C \le T_{opr} < -20^{\circ}C$ .



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
   Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.16 Reset Circuit Electrical Characteristics

Sumbol	Parameter		Condition	S	Standard		
Symbol	Pa	ameter	Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Iон = -5 mA	Vcc - 2.0	-	Vcc	V
			Іон = -200 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		IOL = 5 mA	-	-	2.0	V
			Ιοι = 200 μΑ	-	-	0.45	V
VT+-VT-	Hysteresis	INT0, INT1, KI0, KI1, KI2, KI3, RXD0, CLK0		0.1	0.5	-	V
		RESET		0.1	1.0	=	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V	_	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V	-	-	-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V	30	50	167	kΩ
Vram	RAM hold voltage		During stop mode	2.0	-	-	V

 Table 5.41
 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

# Table 5.47Electrical Characteristics (4) [Vcc = 3 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)


Symbol	Parameter	Parameter Condition		Standard			Unit
Symbol				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	-	mA
	output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	-	mA
		Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μA
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μΑ
		Stop mode	Topr = $25^{\circ}$ CHigh-speed on-chip oscillator offLow-speed on-chip oscillator offCM10 = 1Peripheral clock offVCA27 = VCA26 = VCA25 = 0BGR trimming circuit disabled (BGRCR0 = 1)	_	0.7	3	μΑ
			Topr = $85^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	_	1.1	_	μΑ
			Topr = $25^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	_	5	7	μΑ
			Topr = $85^{\circ}$ CHigh-speed on-chip oscillator offLow-speed on-chip oscillator offCM10 = 1Peripheral clock offVCA27 = VCA26 = VCA25 = 0BGR trimming circuit enabled (BGRCR0 = 0)	_	5.5	_	μΑ

RENESAS

## Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

## Table 5.48 TRAIO Input


Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	





## **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





<b>REVISION HISTORY</b>	R8C/2F

# R8C/2H Group, R8C/2J Group Datasheet

_		Description	
Rev.	Date	Page	Summary
0.01	Jun 18, 2007	_	First Edition issued
0.10	Jul 20, 2007	20	Table 4.2: 0038h After reset;
			"0000X010b" → "1000X010b", "0100X011b" → "1100X011b"
		31 to 64	5. Electrical Characteristics added
0.20	Nov 12, 2007	2	Table 1.1 I/O Ports: "• Output-only: 1" added "• CMOS I/O ports: 16" $\rightarrow$ "• CMOS I/O ports: 15"
		6	Figure 1.3 revised
		8	Figure 1.5 revised
		9	Table 1.5 Pin Number: 4, 6, 16 revised
		12	Table 1.7 I/O port: "P4_3 to P4_5" $\rightarrow$ "P4_3, P4_5" Timer RE, Output port added
		19	Table 4.1 0006h "01001000b" → "01011000b"
		23	Table 4.5 0118h to 011Dh: After reset revised 011Fh "Timer RE Real-Time Clock Precision Adjust Register" added
		31, 48	Table 5.2, Table 5.31 NOTE2 revised
		54, 58	Table 5.42, Table 5.47 revised
		62	Table 5.52 revised
1.00	Mar 28, 2008	All pages	"Under development" deleted
		2, 3	Table 1.1, Table 1.2 revised
		4, 5	Table 1.3, Table 1.4; "(D): Under development" deleted
		17, 18	Figure 3.1, Figure 3.2; "Expanded area" deleted
		19	Table 4.1 "002Eh" "002Fh" revised
		20	Table 4.2 "003Eh" "003Fh" revised
		32	Table 5.3 revised Old Figure 5.2 deleted
		35	Table 5.8, Table 5.11 revised Table 5.9 revised, NOTE3 added
		37	Table 5.13 revised
		41	Table 5.19 revised
		45	Table 5.25 revised
		49	Table 5.32 revised Old Figure 5.17 deleted
		52	Table 5.37, Table 5.40 revised Table 5.38 revised, NOTE3 added
		54	Table 5.42 revised
		58	Table 5.47 revised