



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	8MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212h1snsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Table 1.1 Specifications for R8C/2H Group

	opecinications to	•
Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		125 ns (System clock = 8 MHz, VCC = 2.7 to 5.5 V)
		250 ns (System clock = 4 MHz, VCC = 2.2 to 5.5 V)
		 Multiplier: 16 bits x 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.3 Product List for R8C/2H Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3
Detection		
Comparator		2 circuits (shared with voltage monitor 1 and voltage monitor 2)
		External reference voltage input is available
I/O Ports		Output-only: 1
		CMOS I/O ports: 15, selectable pull-up resistor
Clock	Clock generation	2 circuits: On-chip oscillator (high-speed, low-speed)
	circuits	(high-speed on-chip oscillator has a frequency adjustment function),
		XCIN clock oscillation circuit (32 kHz)
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (low-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		External: 3 sources, Internal: 17 sources, Software: 4 sources
Пістиріз		Priority levels: 7 levels
Watchdog Time	or .	15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
Tilliei	TIMETICA	Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
	Tilliel IVD	Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RE	8 bits × 1
	Timer KE	
		Real-time clock mode (count seconds, minutes, hours, days of week), output
	Timer DE	compare mode
	Timer RF	16 bits × 1 (with capture/compare register pin and compare register pin)
Coriol	LIADTO LIADTO	Input capture mode, output compare mode
Serial	UART0, UART2	Clock synchronous serial I/O/UART x 2
Interface		Harabara HALA (Garan DA HADTO)
LIN Module		Hardware LIN: 1 (timer RA, UARTO)
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V
		Programming and erasure endurance: 100 times
		Program security: ROM code protect, ID code check
	· · ·	Debug functions: On-chip debug, on-board flash rewrite function
Operating Fred	quency/Supply	System clock = 8 MHz (VCC = 2.7 to 5.5 V)
Voltage		System clock = 4 MHz (VCC = 2.2 to 5.5 V)
Current consur	mption	5 mA (VCC = 5 V, system clock = 8 MHz)
		23 µA (VCC = 3 V, wait mode (low-speed on-chip oscillator on))
		0.7 μA (VCC = 3 V, stop mode, BGR trimming circuit disabled)
Operating Amb	pient Temperature	-20 to 85°C (N version)
		-40 to 85°C (D version) ⁽¹⁾
Package		20-pin LSSOP
		Package code: PLSP0020JB-A (previous code: 20P2F-A)
		· · · · · · · · · · · · · · · · · · ·

NOTE:
1. Specify the D version if D version functions are to be used.



1.3 Block Diagram

Figure 1.3 shows a Block Diagram of R8C/2H Group and Figure 1.4 shows a Block Diagram of R8C/2J Group.




Figure 1.3 Block Diagram of R8C/2H Group

1.4 Pin Assignment

Figure 1.5 shows Pin Assignment (Top View) of R8C/2H Group. Table 1.5 outlines the Pin Name Information by Pin Number of R8C/2H Group.

Figure 1.6 shows Pin Assignment (Top View) of R8C/2J Group. Table 1.6 outlines the Pin Name Information by Pin Number of R8C/2J Group.




Figure 1.5 Pin Assignment (Top View) of R8C/2H Group

Pin Name Information by Pin Number of R8C/2H Group Table 1.5

Pin	Control Pin	Port		I/O Pin Functions for of	Peripheral Modules	
Number	Control Fill	Foit	Interrupt	Timer	Serial Interface	Comparator
1		P6_4			RXD2	
2		P3_7		TRAO/TRFO11		
3	RESET					
4	XCOUT	(P4_4)				
5	VSS					
6	XCIN	(P4_3)				
7	VCC					
8	MODE					
9		P4_5	ĪNT0			
10		P1_7	ĪNT1	TRAIO		
11		P1_6			CLK0	VCOUT2
12		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0	
13		P1_4			TXD0	
14		P1_3	KI3	TRBO		VCOUT1
15		P1_2	KI2	TRFO02		CVREF
16		P6_5		TREO	CLK2	
17		P1_1	KI1	TRFO01		VCMP2
18		P1_0	KI0	TRFO00		VCMP1
19		P3_3		TRFO10/TRFI		
20		P6_3			TXD2	

NOTE:

1. Can be assigned to the pin in parentheses by a program.




Figure 1.6 Pin Assignment (Top View) of R8C/2J Group

1.5 **Pin Functions**

Table 1.7 lists Pin Functions of R8C/2H Group and Table 1.8 lists Pin Functions of R8C/2J Group.

Table 1.7 Pin Functions of R8C/2H Group

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins. ⁽¹⁾ To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	ĪNTO, ĪNT1	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RE	TREO	0	Divided clock output pin
Timer RF	TRFI	I	Timer RF input pin
	TRFO00 to TRFO02, TRFO10 to TRFO11	0	Timer RF output pins
Serial interface	CLK0, CLK2	I/O	Clock I/O pin
	RXD0, RXD2	I	Serial data input pin
	TXD0, TXD2	0	Serial data output pin
Comparator	VCMP1, VCMP2	I	Analog input pins to comparator
	CVREF	I	Reference voltage input pin to comparator
	VCOUT1, VCOUT2	0	Comparator output pins
I/O port	P1_0 to P1_7, P3_3, P3_7, P4_3, P4_5, P6_3 to P6_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Output port	P4_4	0	Output-only port

I: Input NOTE:

O: Output

I/O: Input and output

1. Refer to the oscillator manufacturer for oscillation characteristics.

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



3. Memory

Figure 3.1 is a Memory Map of R8C/2H Group and Figure 3.2 is a Memory Map of R8C/2J Group. The R8C/2H group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 4-Kbyte internal ROM area is allocated addresses 0F000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 256-bytes internal RAM area is allocated addresses 00400h to 004FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2H Group

Page 17 of 65

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers.

Table 4.1 SFR Information (1)⁽¹⁾

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01011000b
0007h	System Clock Control Register 1	CM1	00h
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	System Clock Select Register ⁽³⁾	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b ⁽²⁾
001Dh		+	100000000
001Eh			
001En		+	
0020h	High-Speed On-Chip Oscillator Control Register 0	HRA0	00h
0020h	High-Speed On-Chip Oscillator Control Register 1	HRA1	When Shipping
0021h	High-Speed On-Chip Oscillator Control Register 2	HRA2	00h
0022h	Thigh opoda on only oscillator control register 2	111012	3311
0023h			
002411 0025h			
0026h			
0027h			1
0028h	Clock Prescaler Reset Flag ⁽³⁾	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
0023h	- ing.: Open on only community control regions i	11001	Titlett Cimpping
002An	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Dh	Thigh opoda on only oscillator control register o	11010	Titlett Offipping
002Dh			
002Eh	BGR Trimming Auxiliary Register A	BGRTRMA	When Shipping
	BGR Trimming Auxiliary Register B	BGRTRMB	When Shipping

X: Undefined

- NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.

 2. The CSPROINI bit in the OFS register is set to 0.

 3. This register is not implemented in the R8C/2J Group.

SFR Information (12)⁽¹⁾ **Table 4.12**

0280h	Address	Register	Symbol	After reset
0382h	02B0h			
C288 h				
0284h	02B2h			
2286h	02B3h			
0289h 0289h 0280h 0880h	02B4h			
C2B7h C2B8h C2B8h C2B8h C2B8h C2BBh C2BCh C2BCh C2Ch	02B5h			
0288h 028Ah 028Bh 02Ch 02Dh 02Dh 02Dh 02Dh 02Dh 02Dh 02Dh	02B6h			
0288h 028Bh 028Ch 028Ch 028Ch 028Ch 028Ch 028Ch 028Ch 028Ch 028Ch 028Ch 02Ch 028Ch 02Dh 02Bh 02Fh 02Fh 02Fh 02Fh	02B7h			
C2BAh	02B8h			
028Bh 028Ch 028Ch 028Ch 028Ch 028Ch 02Ch 02Ch 02Ch 02Ch 02Ch 02Ch 02Ch 02				
028Ch				
028Eh 028Fh 028Fh 0200h 02Ch 02Ch 02Dh 02Dh 02F				
028Eh 02C0h 02C1h 02C1h 02C2h 02C3h 02C3h 02C6h				
G2BFh G2C0h G2C1h G2C2h G2C2				
G2C0h G2C1h G2C2h G2C3h G2C3h G2C3h G2C3h G2C3h G2C4h G2C5h G2C6h G2C6h G2C6h G2C6h G2C6h G2C7h G2C8h G2C8				
02C1h				
92C2h 92C4h 92C4h 92C5h 92C6h 92C7h 92C8h 92C7h 92C8h 92C9h 92CAN				
02C3h 02C5h 02C6h 02C6h 02C6h 02C8h 02D8h	02C1h			
02C4h (02C6h 02C6h (02C6h 02C7h (02C8h 02C8h (02C9h 02C8h (02C9h 02C8h (02C9h 02C8h (02C9h 02C9Ch (02C9h 02C9Ch (02C9h 02C9Ch (02C9h 02C9Ch (02C9h 02C9Ch (02C9h 02C9Ch (02C9h 02D0h (02D0h 02D3h (02D3h 02D4h (02D4h 02D5h (02D6h 02D6h (02D6h 02D7h (02D6h 02D8h (02D6h 02D6h (02D6h 02D7h (02E6h 02E7h (02E6h	02C2h			
02C5h 02C7h 02C8h 02C9h 02C8h 02C8h 02C8h 02C8h 02C8h 02C8h 02CCh 02C8h	02C3h			
Q2C6h				
92C9h	02C5h			
02C8h				
02C9h (2CAh 02CBh (2CCDh 02CDh (2CCDh 02CEh (2CCH) 02CFh (2CCH) 02DN (2CCH) 02DN (2CCH) 02DN (2CCCH) 02DN (2CCCCH) 02DN (2CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	02C7h			
02CAh 02CCh 02CCh 02CCh 02CPh 02CPh 02CPh 02CPh 02Dh 02Dh 02Dh 02Dh 02Dh 02Dh 02Dh 02D	02C8h			
O2CCh O2CCCh O2CCCCh O2CCCCh O2CCCCh O2CCCCh O2CCCCCh O2CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	02C9h			
02CCh 02CEh 02CFh 02CFh 02Dh 02Dh 02Fh 02Fh 02F				
02CBh 02CEh 02CFh 02D0h 02D1h 02D2h 02D3h 02D4h 02D5h 02D6h 02D7h 02D8h 02D9h 02D8h 02D9h 02D8h 02D9h 02D9h 02D9h 02D9h 02E9h 02F9h 02F9h 02F9h 02F9h				
02CFh	02CCh			
02CFh 02D0h 02D1h 02D2h 02D2h 02D3h 02D3h 02D4h 02D5h 02D6h 02D6h 02D7h 02D8h 02D8h 02D8h 02D9h 02D9h 02D9h 02D0h 02DDh 02DDh 02DDh 02DFh 02DFh 02EFh 02FPh				
02D0h				
O2D1h O2D2h O2D3h O2D3h O2D3h O2D5h O2D5				
02D2h 02D3h 02D5h 02D6h 02D7h 02D8h 02D8h 02D9h 02D8h 02D8h 02D8h 02D8h 02D8h 02D8h 02DCh 02DCh 02DDh 02DEh 02DFh 02DFh 02EPh 02EPh 02Fh 02Fh 02Fh 02Fh <t< td=""><td></td><td></td><td></td><td></td></t<>				
02D3h 02D4h 02D5h 02D6h 02D7h 02D8h 02D9h 02D8h 02DAh 02DBh 02DCh 02DDh 02DDh 02DBh 02DFh 02DFh 02DFh 02DFh 02E9h 02E7h 02Fh 02Fh				
02D4h 02D5h 02D6h 02D7h 02D8h 02D9h 02DAh 02DBh 02DCh 02DCh 02DEh 02DEh 02DEh 02DEh 02DFh 02DFh 02DFh 02FFh 02FFh 02FFh 02FFh 02FFh 02FSh				
02D5h 02D6h 02D7h 02D8h 02D9h 02D9h 02D9h 02D8h 02D9h 02D9				
02D6h 02D7h 02D8h 02D9h 02DAh 02DAh 02DBh 02DCh 02DDh 02DDh 02DFh 02DFh 02E0h 02E0h 02Fh 02Fh 02Fh 00h				
02D7h 02D8h 02D9h 02D9h <td< td=""><td></td><td></td><td></td><td></td></td<>				
02D8h 02D9h 02DAh				
02D9h 02DAh 02DBh				
02DAh 02DBh 02DCh 02DDh 02DEh 02DFh 02EPh 02EPh 02EOh 02EPh 02EPh 02EPh 02F1h 02FPh 02F2h 02FPh 02F3h 02FPh 02F6h 02FPh 02F7h 02FPh 02F8h 02FPh 02FAh 02FPh 02FBh Pin Select Register 4 02FCh 02FPh 02FEh TRFOUT 02FFh TIMER RF Output Control Register	02D0h			
02DBh 02DCh 02DDh 02DEh 02DFh 02DFh 02E0h 02EDH 02E0h 02EDH 02E7h 02FDH 02F1h 02FDH 02F2h 02F3h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F8h 02F9h 02FAh 02FAh 02FBh 02FBh 02FBh 02FCh 02FBh 01 02FBh 02FBh 02FBh	02D3H			
02DCh 02DDh 02DFh 02DFh 02EPh 02E0h 02EPh 02E0h 02EPh 02E0h 02EPh 02E0h 02F0h 02E0h 02F1h 02E0h 02F2h 02E0h 02F3h 02E0h 02F3h 02E0h 02F5h 02E0h 02F6h 02E0h 02F8h 02E0h 02F8h 02E0h 02F8h 02E0h 02FBh Pin Select Register 4 02FBh 02E0h	02DAII			
02DDh 02DEh 02DFh 02EFh 02EFh 02EFh 02F0h 02Fth 02F1h 02Fth 02F2h 02F3h 02F3h 02F3h 02F6h 02F6h 02F7h 02F8h 02F8h 02F9h 02F8h 02F9h 02F8h Pin Select Register 4 02FDh 02FDh 02FEh Timer RF Output Control Register 02FFh TRFOUT 00h				
02DEh 02DFh 02E0h				
02EPh 02EOh 02EFh 02Foh 02F0h 02F1h 02F1h 02F2h 02F3h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F8h 02F9h 02F8h 02F8h PINSR4 02FCh 02FDh 02FBh Timer RF Output Control Register 02FFh TRFOUT 00h				
02EFh				
02EFh 02F0h 02F1h 02F2h 02F2h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F8h 02F9h 02FAh 02FAh 02FAh 02FBh Pin Select Register 4 PINSR4 00h 02FDh 02FBh 02FBh 02FBh 02FBh 00h 02FBh 7 <td>02F0h</td> <td></td> <td></td> <td></td>	02F0h			
02F0h 02F1h 02F2h 02F3h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F9h 02F9h 02F8h 02FAh 02FBh PINSR4 00h 02FCh 02FDh 02FBh Timer RF Output Control Register TRFOUT 00h	022011		l .	<u> </u>
02F0h 02F1h 02F2h 02F3h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F9h 02F9h 02F8h 02FAh 02FBh PINSR4 00h 02FCh 02FDh 02FBh Timer RF Output Control Register TRFOUT 00h	02FFh			
02F1h 02F2h 02F3h 02F4h 02F5h 02F6h 02F6h 02F7h 02F8h 02F8h 02F9h 02F8h 02F8h 02F8h 02F8h 02F8h 02F9h 02F8h 02F8h 02F8h 02F8h 02F8h 02F8h 02F8h 02F8h 07 02F8h 08 02F8h 09 02F8h </td <td>02F0h</td> <td></td> <td></td> <td></td>	02F0h			
02F2h 02F3h 02F4h 02F5h 02F6h 02F6h 02F7h 02F8h 02F9h 02F9h 02F8h 02F9h 02F8h 02F9h 02F8h 02F9h 02F9h 02F9h 02F9h 02F9h 02F9h 02F9h 02F9h 07F9h 02F0h 08F9h 02F9h 09F9h 02F9h 09H	02F1h			
02F3h 02F4h 02F5h 02F6h 02F6h 02F7h 02F8h 02F8h 02F9h 02F8h 02F8h 02F8h 02F8h 02F9h 02F8h 02F9h 02F8h 00h 02F8h 00h 02F0h 02F9h 02F8h 02F9h 02F9h 02F9h 02F8h 02F9h 02F8h 02F9h 02F8h 02F9h 02F8h 02F9h 02F9h 02F9h 02F8h 02F9h	02F2h			
02F4h 02F5h 02F6h 02F7h 02F7h 02F8h 02F8h 02F9h 02FAh 02FAh 02FBh Pin Select Register 4 02FCh 02FDh 02FBh Timer RF Output Control Register	02F3h			
02F5h 02F6h 02F7h 02F8h 02F8h 02F9h 02FAh 02FAh 02FBh Pin Select Register 4 PINSR4 00h 02FCh 02FDh 02FBh	02F4h			
02F6h 02F7h 02F8h 02F9h 02F9h 02FAh 02FBh Pin Select Register 4 02FCh 02FCh 02FDh 02FEh 02FFh Timer RF Output Control Register	02F5h			
02F7h 02F8h 02F9h 02F9h 02FAh 02FBh 02FBh Pin Select Register 4 02FCh 02FCh 02FDh 02FBh 02FEh 02FBh 02FFh Timer RF Output Control Register	02F6h			
02F8h 02F9h 02FAh 02FAh 02FBh Pin Select Register 4 PINSR4 00h 02FCh 02FDh 02FBh 02FBh 02FBh 02FBh 02FFh Timer RF Output Control Register TRFOUT 00h	02F7h			
02F9h 02FAh 02FBh Pin Select Register 4 PINSR4 00h 02FCh 02FDh 02FBh Timer RF Output Control Register TRFOUT 00h	02F8h			
02FAh <td>02F9h</td> <td></td> <td></td> <td></td>	02F9h			
02FBh Pin Select Register 4 00h 02FCh 02FDh 02FDh 02FEh 02FFh Timer RF Output Control Register TRFOUT 00h	02FAh			
02FCh	02FBh	Pin Select Register 4	PINSR4	00h
02FDh 02FEh 02FFh Timer RF Output Control Register TRFOUT 00h	02FCh			
02FEh	02FDh			
02FFh Timer RF Output Control Register TRFOUT 00h	02FEh			
	02FFh	Timer RF Output Control Register	TRFOUT	00h
FFFFh Option Function Select Register OFS (Note 2)				
	FFFFh	Option Function Select Register	OFS	(Note 2)

- X: Undefined
 NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.

 2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Table 5.3 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Faiametei	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance ⁽²⁾		100 ⁽³⁾	_	-	times
-	Byte program time		-	50	400	μS
_	Block erase time		=	0.4	9	S
_	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	=	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.4 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	0.9	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	=	300	μ\$
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.5 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
_	Voltage monitor 1 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	_	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.6 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
=	Voltage monitor 2 interrupt request generation time(2)		-	40	-	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.13 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition			Standar		Uni
•				Min.	Тур.	Max.	
CC	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	8	mA
	Single-chip mode, output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	=	mA
	other pins are vss	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	=	130	300	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	75	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	4	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	2.2	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	8	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	6	-	μА
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.8	3	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.2	-	μА
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	8	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.5	=	μА

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.14 XCIN Input

Symbol	Parameter		Standard		
Symbol	Farameter	Min.	Min. Max.		
tc(XCIN)	XCIN input cycle time	14	=	μS	
twh(xcin)	XCIN input "H" width	7	=	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.3 XCIN Input Timing Diagram when Vcc = 5 V

Table 5.15 TRAIO Input

Symbol	Parameter	Standard		Unit
Symbol	Falanielei		Max.	
tc(TRAIO)	TRAIO input cycle time		=	ns
twh(traio)	TRAIO input "H" width	40	=	ns
twl(traio)	TRAIO input "L" width	40	Ī	ns




Figure 5.4 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.16 Serial Interface

Symbol	Parameter	Standard		Unit
Symbol	raidilletei		Max.	
tc(CK)	CLKi input cycle time		_	ns
tW(CKH)	CLKi input "H" width	100	-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	=	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 2




Figure 5.5 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.17 External Interrupt \overline{INTi} (i = 0 or 1) Input

Symbol	Parameter	Standard		Unit
Symbol	Farameter		Max.	
tW(INH)	ĪNTi input "H" width	250 ⁽¹⁾	-	ns
tW(INL)	INTi input "L" width	250 ⁽²⁾	-	ns

NOTES:

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.6 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Electrical Characteristics (3) [Vcc = 3 V] **Table 5.18**

Symbol	Poro	meter	Condition	Standard			Unit	
Symbol	Falai	neter	Condition	Min.	Тур.	Max.	Offic	
Vон	Output "H" voltage		Iон = −1 mA	Vcc - 0.5	=	Vcc	V	
Vol	Output "L" voltage		IoL = 1 mA	=	=	0.5	V	
VT+-VT-	Hysteresis	NT0, NT1, KI0, KI1, KI2, KI3, RXD0, RXD2, CLK0, CLK2		0.1	0.3	_	>	
		RESET		0.1	0.4	_	V	
Iн	Input "H" current		VI = 3 V, Vcc = 3 V	-	-	4.0	μА	
lı∟	Input "L" current		VI = 0 V, Vcc = 3 V	-	-	-4.0	μА	
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3 V	66	160	500	kΩ	
RfXCIN	Feedback resistance	XCIN		-	18	-	MΩ	
VRAM	RAM hold voltage		During stop mode	1.8	-	_	V	

NOTE:

1. Vcc =2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.32 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			Unit
Symbol	Faiailletei	Conditions	Min.	Тур.	Max.	Offic
-	Program/erase endurance ⁽²⁾		100(3)	-	-	times
-	Byte program time		-	50	400	μS
_	Block erase time		-	0.4	9	S
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	_	5.5	V
-	Program, erase temperature		0	=	60	°C
_	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	_	_	year

NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.48 TRAIO Input

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns




Figure 5.20 TRAIO Input Timing Diagram when Vcc = 3 V

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the development of the development of the procedure of the development of the de



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510