

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	8MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	12
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
oltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212j0sdsp-u0


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.4 **Product List for R8C/2J Group**

Current of Mar. 2008

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212J0SNSP	2 Kbytes	256 bytes	PLSP0020JB-A	N version
R5F212J1SNSP	4 Kbytes	384 bytes	PLSP0020JB-A	
R5F212J0SDSP	2 Kbytes	256 bytes	PLSP0020JB-A	D version
R5F212J1SDSP	4 Kbytes	384 bytes	PLSP0020JB-A	



Part Number, Memory Size, and Package of R8C/2J Group Figure 1.2




Figure 1.4 Block Diagram of R8C/2J Group

Pin Name Information by Pin Number of R8C/2H Group Table 1.5

Pin	Control Pin	Port	I/O Pin Functions for of Peripheral Modules			
Number	Control Fill	Foit	Interrupt	Timer	Serial Interface	Comparator
1		P6_4			RXD2	
2		P3_7		TRAO/TRFO11		
3	RESET					
4	XCOUT	(P4_4)				
5	VSS					
6	XCIN	(P4_3)				
7	VCC					
8	MODE					
9		P4_5	ĪNT0			
10		P1_7	ĪNT1	TRAIO		
11		P1_6			CLK0	VCOUT2
12		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0	
13		P1_4			TXD0	
14		P1_3	KI3	TRBO		VCOUT1
15		P1_2	KI2	TRFO02		CVREF
16		P6_5		TREO	CLK2	
17		P1_1	KI1	TRFO01		VCMP2
18		P1_0	KI0	TRFO00		VCMP1
19		P3_3		TRFO10/TRFI		
20		P6_3			TXD2	

NOTE:

1. Can be assigned to the pin in parentheses by a program.

1.5 **Pin Functions**

Table 1.7 lists Pin Functions of R8C/2H Group and Table 1.8 lists Pin Functions of R8C/2J Group.

Table 1.7 Pin Functions of R8C/2H Group

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins. ⁽¹⁾ To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	ĪNTO, ĪNT1	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RE	TREO	0	Divided clock output pin
Timer RF	TRFI	I	Timer RF input pin
	TRFO00 to TRFO02, TRFO10 to TRFO11	0	Timer RF output pins
Serial interface	CLK0, CLK2	I/O	Clock I/O pin
	RXD0, RXD2	I	Serial data input pin
	TXD0, TXD2	0	Serial data output pin
Comparator	VCMP1, VCMP2	I	Analog input pins to comparator
	CVREF	I	Reference voltage input pin to comparator
	VCOUT1, VCOUT2	0	Comparator output pins
I/O port	P1_0 to P1_7, P3_3, P3_7, P4_3, P4_5, P6_3 to P6_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Output port	P4_4	0	Output-only port

I: Input NOTE:

O: Output

I/O: Input and output

1. Refer to the oscillator manufacturer for oscillation characteristics.

Pin Functions of R8C/2J Group Table 1.8

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
INT interrupt input	ĪNTO, ĪNT1	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RF	TRFI	I	Timer RF input pin
	TRFO00 to TRFO02, TRFO10 to TRFO11	0	Timer RF output pins
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Serial data input pin
	TXD0	0	Serial data output pin
Comparator	VCMP1, VCMP2	I	Analog input pins to comparator
	CVREF	I	Reference voltage input pin to comparator
	VCOUT1, VCOUT2	0	Comparator output pins
I/O port	P1_0 to P1_7, P3_3, P3_7, P4_5, P6_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.

I: Input

O: Output

I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (3)⁽¹⁾ Table 4.3

0079h 0079	Address	Register	Symbol	After reset
0071h 0073h 0073h 0073h 0073h 0073h 0073h 0073h 0073h 0075h 0075h 0075h 0077h 0077		· · · · · · · · · · · · · · · · · · ·		
0072h 0074h 0074h 0075h 0076h 0076h 0076h 0077h 0077				
9079h 9079h 9077h 9077h 9077h 9077h 9077h 9077h 9079h				
0074h				
0076h				
0076h 0078h 00078h 00078h 0008h 00				
007th 008th 008t				
0079h				
0078h 008h 00				
007Ah 007Ch 007Ch 007Ch 007Eh 007Eh 007Fh 008Dh 008th 008th 008th 008th 008th 008th 008th 009th 009th 000th 004th <td></td> <td></td> <td></td> <td></td>				
008th				
007Ch	007Ah			
007Eh 007Fh 007Fh 007Fh 0080h 0081h 0082h 0082h 0082h 0088h 0082h 0088h 0082h 0088h 0082h 0088h 0083h 0088h 0084h 0086h 0085h 0086h 0086h 0086h 0087h 0080h 0088h 0096h 0089h 0096h 0089h 0097h 0099h 0099h 0093h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0091h 0090h 0092h 0091h 0093h 0092h 0093h 0093h 0093h 0093h 0093h 0093h 0093h 0093h 0093h 0093h 0096h <td>007Bh</td> <td></td> <td></td> <td></td>	007Bh			
007Eh 0080h 0081h 0081h 0082h 0082h 0083h 0083h 0086h 0086h 0087h 0086h 0087h 0086h 0087h 0086h 0087h 0086h 0087h 0086h 0087h 0087h 0087h 0087h 0087h 0097h 0097h 0097h 0097h 0097h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0097h 0098h 0098h 0099h 0098h 0099h 0097h 0098h 0098h 0099h 0098h 0099h 0097h 0098h 0098h 0099h 0097h 0098h 0097h 0099h 0097h <td>007Ch</td> <td></td> <td></td> <td></td>	007Ch			
007Eh 0080h 0081h 0081h 0082h 0082h 0083h 0083h 0086h 0086h 0087h 0086h 0087h 0086h 0087h 0086h 0087h 0086h 0087h 0086h 0087h 0087h 0087h 0087h 0087h 0097h 0097h 0097h 0097h 0097h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0097h 0098h 0098h 0099h 0098h 0099h 0097h 0098h 0098h 0099h 0098h 0099h 0097h 0098h 0098h 0099h 0097h 0098h 0097h 0099h 0097h <td>007Dh</td> <td></td> <td></td> <td></td>	007Dh			
007Ph 008th 008th 008th 008zh 008zh 008zh 009zh 009zh 00pzh 009zh 00pzh 009zh 00pzh 009zh 00pzh 00gzh 00pzh 00gzh 00pzh 00pzh 00pzh 00pzh 00pzh 00pzh 00pzh 00pzh <td></td> <td></td> <td></td> <td></td>				
0080h 0082h 0082h 0083h 0084h 0084h 0085h 0086h 0087h 0088h 0088h 0098h 0082h 0088h 0082h 0088h 0082h 0082h 0082h 0082h 0082h 0092h 0087h 0099h 0091h 0099h 0091h 0099h 0092h 0099h 0093h 0093h 0093h 0093h 0093h 0094h 0095h 0096h 0097h 0097h 0098h 0098h 0098h 0098h 0097h 0098h 0098h 0098h 0099h 0099h 0099h <td></td> <td></td> <td></td> <td></td>				
0081h 0082h 0082h 0083h 0084h 0084h 0085h 0086h 0087h 0088h 0088h 0088h 008kh 008kh 008ch 008ch 008ch 008ch 008fh 009ch 008fh 009ch 008fh 009ch 008fh 009ch 008fh 009ch 009fh 009fh 009fh 00fh 008ch 00fh 008ch 00fh 009fh 00fh 009fh 00fh 009fh 00fh 009fh 00fh 00ff 00ffh 00ffh 00ffh 00ffh				
0082h 0084h 0084h 0085h 0085h 0086h 0087h 0087h 0087h 0088h 008Ah 009h 008Ah 008h 008Ch 008h 008Dh 009h 008Fh 009h 009H 009h 009th 009th 009sh 009sh 009sh 009sh 009sh 009sh 009sh 009sh 009sh 009sh 009ch 009sh 009ch 00gh 009sh 00gh 009ch 00gh<				
0083h 0085h 0085h 0086h 0087h 0088h 0088h 0088h 0089h 0088h 0081h 0098h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0098h 0099h 0098h 0099h 0098h 0090h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0098h 0009h 004h <td></td> <td></td> <td></td> <td></td>				
0084h				
0085h 0087h 0088h 0099h 0099				
0086h				
0087h 0088h 0080ch 0088h 0088h 0088h 0088h 0090h 0088h 0090h 0000h 00000h 0000h 00				
0088h 0089h 008Ah 008Bh 008Ch 008Ch 008Eh 008Ch 008Eh 009Ch 008Eh 009Ph 0091h 0091h 0092h 0093h 0093h 0094h 0095h 0096h 0097h 0097h 0098h 0099h 0099h 0090h 0099h 0090h 0099h 0090h 0099h 0090h 0091h 0090h 0092h 0090h 0093h 0090h 0095h 0090h 0096h 0090h 0097h 0091h 0098h 0092h 0099h 0092h 0097h 0097h 0097h <td>0086h</td> <td></td> <td></td> <td></td>	0086h			
0089h 008Ah 008Bh 008Ch 008Dh 008Eh 0090h 0091h 0092h 0033h 0094h 0095h 0096h 0097h 0098h 0099h 0091h 0092h 0093h 0094h 0095h 0096h 0097h 0098h 0099h 0091h 0092h 0097h 0097h 0097h 0097h 0097h 0097h 0097h	0087h			
0088h 0080h 008ch 008Eh 008Eh 008Eh 009h 009h 009th 00pth 00pth 00pth </td <td>0088h</td> <td></td> <td></td> <td></td>	0088h			
0088h 0080h 008ch 008Eh 008Eh 008Eh 009h 009h 009th 00pth 00pth 00pth </td <td>0089h</td> <td></td> <td></td> <td></td>	0089h			
OBBR OBBCh OBBCh				
008Ch 008Dh 008Eh				
008Dh 008Eh 008Fh				
008Eh				
008Fh 0090h 0091h 0092h 0093h 0093h 0094h 0095h 0096h 0097h 0098h 0099h 0099h 0098h 0099h 0090h 009Eh 009Dh 009Eh 009Dh 009Fh 009Dh 0040h UARTO Transmit/Receive Mode Register U0MR 00h 0040h UARTO Bit Rate Register U0BRG XXh 00A3h UARTO Transmit/Receive Control Register U0TB XXh 00A3h UARTO Transmit/Receive Control Register U0C0 00001000b 00A4h UARTO Transmit/Receive Control Register U0C0 0000100b 00A6h UARTO Transmit/Receive Control Register U0C1 00000010b 00A6h UARTO Receive Buffer Register U0C1 00000001b 00A6h UARTO Receive Buffer Register U0RB XXh 00A9h 00A9h 00A9h 00A9h 00A9h 00A9h 00A9h 00A9h 00A				
0090h 0091h 0092h				
0091h 0092h 0093h 0094h 0094h 0095h 0096h 0097h 0098h 0097h 0098h 0099h 0090h 0000h 0000				
0092h 0093h 0094h 0095h 0095h 0096h 0097h 0097h 0098h 0098h 0099h 0098h 0099h 0098h 0099h 0098h 0098h 0096h 0097h 0096h 0096h <td< td=""><td></td><td></td><td></td><td></td></td<>				
0093h 0094h 0095h 0096h 0097h 0098h 0099h 009ch 009ch 009ch 009fh 009fh 009fh 0040h UARTO Transmit/Receive Mode Register UOMR 004h UARTO Bit Rate Register UOBRG 00A3h UARTO Transmit Buffer Register UOTB 00A3h UARTO Transmit/Receive Control Register 0 UOC0 00A5h UARTO Transmit/Receive Control Register 1 UOC1 00A6h UARTO Receive Buffer Register UORB XXh 00A8h 00A8h 00ABh 00ACh 00ACh 00ADh				
0.094h 0.095h 0.096h 0.097h 0.098h 0.099h 0.000h 0.0000h 0.00000h 0.0000h 0.0000				
0095h 0096h 0097h 0098h 0099h 0099h 0099h 009Ah 009Ch 009Dh 009Ph 009Eh 009Fh 009Fh 00A0h UARTO Transmit/Receive Mode Register UOMR 00h 00A1h UARTO Bit Rate Register UOBRG XXh 00A2h UARTO Transmit Buffer Register UOTB XXh 00A3h UARTO Transmit/Receive Control Register 0 UOC0 00001000b 00A5h UARTO Transmit/Receive Control Register 1 UOC1 00000010b 00A5h UARTO Receive Buffer Register UORB XXh 00A7h 00A9h 00A9h 00A9h 00A9h 00A8h 00A9h 00ABh 00ABh 00ABh 00ACh 00ABh 00ABh 00ABh 00ABh 00AEh 00AEh 00AEh 00AEh 00AEh				
0096h 0097h 0098h 0099h 009Ah 009Bh 009Ch 009Ph 009Fh 00A0h UARTO Transmit/Receive Mode Register UOMR 00A0h UARTO Bit Rate Register UOBRG XXh 00A2h UARTO Transmit Buffer Register UOTB XXh 00A3h UARTO Transmit/Receive Control Register 0 UOC0 00001000b 00A5h UARTO Transmit/Receive Control Register 1 UOC1 00000010b 00A6h UARTO Receive Buffer Register UORB XXh 00A8h XXh 00A9h 00ABh 00ACh 00ACh 00ACh 00ACh				
0097h 0098h 0099h				
0098h 0099h 009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 004Ah 000 004Bh 000 00ACh 000 00ABh 00ABh	0096h			
0099h 009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 004 00A0h UARTO Transmit/Receive Mode Register UOMR 00h 00A0h UARTO Bit Rate Register UOBRG XXh 00A2h UARTO Transmit Buffer Register UOTB XXh 00A3h UARTO Transmit/Receive Control Register 0 UOC0 00001000b 00A5h UARTO Transmit/Receive Control Register 1 UOC1 00000010b 00A6h UARTO Receive Buffer Register UORB XXh 00A7h 00A8h 00A9h 00A9h 00ABh 00ACh 00ABh 00ACh 00ABh 00ACh 00ABh 00ABh 00AEh 00AEh 00AEh 00AEh	0097h			
009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 00A0h UARTO Transmit/Receive Mode Register U0MR 00h 00A1h UARTO Bit Rate Register U0BRG XXh 00A2h UARTO Transmit Buffer Register U0TB XXh 00A3h UARTO Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UARTO Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UARTO Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AEh 00AEh 00AEh	0098h			
009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 00A0h UARTO Transmit/Receive Mode Register U0MR 00h 00A1h UARTO Bit Rate Register U0BRG XXh 00A2h UARTO Transmit Buffer Register U0TB XXh 00A3h UARTO Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UARTO Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UARTO Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AEh 00AEh 00AEh	0099h			
009Bh 009Ch 009Dh				
009Ch 009Dh 009Eh 009Fh 00A0h UARTO Transmit/Receive Mode Register U0MR 00h 00A1h UARTO Bit Rate Register U0BRG XXh 00A2h UARTO Transmit Buffer Register U0TB XXh 00A3h UARTO Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UARTO Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UARTO Receive Buffer Register U0RB XXh 00A9h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AEh				
009Dh 009Eh 009Fh 0040h 00A0h UART0 Transmit/Receive Mode Register U0MR 00h 00A1h UART0 Bit Rate Register U0BRG XXh 00A2h UART0 Transmit Buffer Register U0TB XXh 00A3h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h 00A8h 00A9h 00A9h 00AAh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00AEh 00AEh 00AEh 00AEh				
009Eh 009Fh 00A0h UART0 Transmit/Receive Mode Register U0MR 00h 00A1h UART0 Bit Rate Register U0BRG XXh 00A2h UART0 Transmit Buffer Register U0TB XXh 00A3h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h 00A8h 00A9h 00A9h 00AAh 00AAh 00ACh 00ACh 00ADh 00ACh 00AEh 00AEh 00AEh				
009Fh 00A0h UART0 Transmit/Receive Mode Register U0MR 00h 00A1h UART0 Bit Rate Register U0BRG XXh 00A2h UART0 Transmit Buffer Register U0TB XXh 00A3h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h VART0 Receive Buffer Register U0RB XXh 00A9h 00A9h 00A9h 00A9h 00ACh 00ACh 00ADh 00AEh 00ACh 00ACh				
00A0h UART0 Transmit/Receive Mode Register U0MR 00h 00A1h UART0 Bit Rate Register U0BRG XXh 00A2h UART0 Transmit Buffer Register U0TB XXh 00A3h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h VART0 Receive Buffer Register U0RB XXh 00A9h 00A9h 00A9h 00A9h 00ABh 00ACh 00A0h 00ACh 00ADh 00ACh 00AEh 00AEh 00ACh				
00A1h UART0 Bit Rate Register U0BRG XXh 00A2h UART0 Transmit Buffer Register U0TB XXh 00A3h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h VART0 Receive Buffer Register VART0 Receive Buffer Register VART0 Receive Buffer Register 00A9h VART0 Receive Buffer Register VART0 Receive Buffer Register VART0 Receive Buffer Register		LIADTO Terrore in Description Made Description	LIOMP	004
00A2h UART0 Transmit Buffer Register U0TB XXh 00A3h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A8h 00A9h 00AAh 00ABh 00ABh 00ACh 00ACh 00ADh 00ABh 00AEh 00AEh 00AEh		UAKTU Transmit/Receive Mode Register		
00A3h XXh 00A4h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh 00ADh 00AEh 00AEh 00AEh		UAKTU Bit Rate Register		
00A4h UART0 Transmit/Receive Control Register 0 U0C0 00001000b 00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ADh 00AEh	00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh 00AEh 00AEh	00A3h			
00A5h UART0 Transmit/Receive Control Register 1 U0C1 00000010b 00A6h UART0 Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh 00AEh 00AEh	00A4h	UART0 Transmit/Receive Control Register 0		00001000b
00A6h UART0 Receive Buffer Register U0RB XXh 00A7h XXh XXh 00A8h XXh XXh 00A9h XXh XXh 00AAh XXh XXh 00ABh XXh XXh 00ACh XXh XXh 00ADh XXh XXh 00ACh XXh XXh 00AEh XXh XXh 00AEh XXh XXh XXh XXh XXh <t< td=""><td>00A5h</td><td>UART0 Transmit/Receive Control Register 1</td><td>U0C1</td><td></td></t<>	00A5h	UART0 Transmit/Receive Control Register 1	U0C1	
00A7h 00A8h 00A9h 00A0h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh	00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh	00A7h			
00A9h 00AAh 00ABh 00ACh 00ADh 00AEh	00A8h			
00AAh 00ABh 00ACh 00ADh 00AEh	00A9h			
00ABh 00ACh 00ADh 00AEh	00AAh			
00ACh 00ADh 00AEh				
00ADh 00AEh				
00AEh				
	OUADN			
UUAFn				
	UUAFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (11)⁽¹⁾ **Table 4.11**

Address	Register	Symbol	After reset
0270h	register	Cymbol	Alter reset
0270H			
0271h			
0272h			
0274h			
0275h			
0276h			
0277h			
0277H			
0279h			
027Ah			
027Rh			
027Ch			
027Dh			
027Eh			
027Eh			
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h	Timer RF Register	TRF	00h
0291h	····· · · · · · · · · · · · · · · · ·		00h
0292h			
0293h			
0294h			
0295h			
0296h			
0297h			
0298h			
0299h	Timer RF Control Register 2 ⁽⁴⁾	TRFCR2	00h
029Ah	Timer RF Control Register 2 ⁽⁴⁾ Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1	TRFCR1	00h
029Ch	Capture and Compare 0 Register	TRFM0	0000h ⁽²⁾
029Dh			FFFFh ⁽³⁾
029Eh			1 1 1 1 IN ⁻⁷
029En	Compare 1 Register	TREM1	l FFh
029FII 02A0h	Compare 1 Register	TRFM1	FFh FFh
02A011 02A1h	Compare 1 Register	TRFM1	FFh FFh
	Compare 1 Register	TRFM1	FFh FFh
11/4/0	Compare 1 Register	TRFM1	FFh FFh
02A2h 02A3h	Compare 1 Register	TRFM1	FFh FFh
02A3h	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h 02A8h	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02AAh	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A8h 02A9h 02AAh	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02A9h 02AAh 02ABh	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02A9h 02AAh 02ABh 02ACh	Compare 1 Register	TRFM1	FFh FFh
02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02A9h 02AAh 02ABh	Compare 1 Register	TRFM1	FFh FFh

X: Undefined

- NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.
 2. After input capture mode.
 3. After output compare mode.
 4. This register is not implemented in the R8C/2J Group.

Table 5.4 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	=	0.9	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		=	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.5 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
_	Voltage monitor 1 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	_	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.6 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
_	Voltage monitor 2 interrupt request generation time ⁽²⁾		_	40	_	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12 Electrical Characteristics (1) [Vcc = 5 V]

Symbol	Parameter		Condition	S	Unit		
Symbol	Faia	inetei	Condition	Min.	Тур.	Max.	Offic
Voн	Output "H" voltage		Iон = −5 mA	Vcc - 2.0	_	Vcc	V
			IOH = −200 μA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		IoL = 5 mA	=	-	2.0	V
			IoL = 200 μA	=	-	0.45	V
VT+-VT-	Hysteresis	NT0, NT1, KI0, KI1, KI2, KI3, RXD0, RXD2, CLK0, CLK2		0.1	0.5	-	V
		RESET		0.1	1.0	-	V
Іін	Input "H" current		VI = 5 V, Vcc = 5 V	-	_	5.0	μА
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V	-	_	-5.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V	30	50	167	kΩ
RfXCIN	Feedback resistance	XCIN		-	18	-	MΩ
VRAM	RAM hold voltage		During stop mode	2.0	_	-	V

NOTE

^{1.} Vcc = 4.2 to 5.5 V at Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.14 XCIN Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XCIN)	XCIN input cycle time	14	=	μS	
twh(xcin)	XCIN input "H" width	7	=	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.3 XCIN Input Timing Diagram when Vcc = 5 V

Table 5.15 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	=	ns	
twh(traio)	TRAIO input "H" width		=	ns	
twl(traio)	TRAIO input "L" width	40	Ī	ns	




Figure 5.4 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.19 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition Condition		Standard			Lini
Symbol	Parameter	Condition		Min. Typ.		Max.	Uni
СС	Power supply current (Vcc = 2.7 to 3.3 V)	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	-	mA
	Single-chip mode, output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	=	mA
	other pins are vss	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	=	130	300	μΑ
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	-	130	300	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	25	70	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	3.8	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)		2	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	8	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	6	-	μА
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.7	3	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.1	-	μА
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	7	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5.5	_	μА

Table 5.25 Electrical Characteristics (6) [Vcc = 2.2 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)


Symbol	Parameter	Condition		,	Standar	d	Unit
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 2.2 to 2.7 V)	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 4 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	=	mA
output	Single-chip mode, output pins are open,		High-speed on-chip oscillator on = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	=	mA
	other pins are Vss	Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	100	230	μА
		Low-speed clock mode	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) FMR47 = 1	_	100	230	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) Program operation on RAM Flash memory off, FMSTP = 1	-	25	_	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	22	60	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	20	55	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	3	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.8	_	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	-	7	-	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 BGR trimming circuit enabled (BGRCR0 = 0)	=	6	_	μА
		Stop mode	XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	0.7	3	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	-	1.1	-	μА
			XCIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	7	μА
			XCIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.5	_	μА

Table 5.36 Power-on Reset Circuit, Voltage M	Monitor 0 Reset Electrical Characteristics ⁽³⁾
--	---

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		_	_	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient(2)		20	_	_	mV/msec

NOTES:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if Vcc ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.



NOTES:

- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to **6. Voltage Detection Circuit** of Hardware Manual for details.
- Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.16 Reset Circuit Electrical Characteristics

Electrical Characteristics (4) [Vcc = 3 V] **Table 5.47** (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

0	Parameter		Condition		Standar	d	Unit
Symbol	Parameter			Min.	Min. Typ. Max.		Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed on-chip oscillator mode	High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	_	mA
	output pins are open, other pins are Vss		High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	=	130	300	μΑ
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μА
			High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μА
		Stop mode	Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	_	0.7	3	μΑ
			Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit disabled (BGRCR0 = 1)	_	1.1	=	μА
			Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	-	5	7	μΑ
			Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 BGR trimming circuit enabled (BGRCR0 = 0)	_	5.5	_	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 5.53 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time		=	ns	
twh(traio)	TRAIO input "H" width		=	ns	
twl(traio)	TRAIO input "L" width	200	=	ns	





Figure 5.23 TRAIO Input Timing Diagram when Vcc = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



Page 65 of 65

REVISION HISTORY

R8C/2H Group, R8C/2J Group Datasheet

D.	Data		Description
Rev.	Date	Page	Summary
0.01	Jun 18, 2007	_	First Edition issued
0.10	Jul 20, 2007	20	Table 4.2: 0038h After reset; "0000X010b" → "1000X010b", "0100X011b" → "1100X011b"
		31 to 64	5. Electrical Characteristics added
0.20	Nov 12, 2007	2	Table 1.1 I/O Ports: "• Output-only: 1" added "• CMOS I/O ports: 16" → "• CMOS I/O ports: 15"
		6	Figure 1.3 revised
		8	Figure 1.5 revised
		9	Table 1.5 Pin Number: 4, 6, 16 revised
		12	Table 1.7 I/O port: "P4_3 to P4_5" \rightarrow "P4_3, P4_5" Timer RE, Output port added
		19	Table 4.1 0006h "01001000b" → "01011000b"
		23	Table 4.5 0118h to 011Dh: After reset revised 011Fh "Timer RE Real-Time Clock Precision Adjust Register" added
		31, 48	Table 5.2, Table 5.31 NOTE2 revised
		54, 58	Table 5.42, Table 5.47 revised
		62	Table 5.52 revised
1.00	Mar 28, 2008	All pages	"Under development" deleted
		2, 3	Table 1.1, Table 1.2 revised
		4, 5	Table 1.3, Table 1.4; "(D): Under development" deleted
		17, 18	Figure 3.1, Figure 3.2; "Expanded area" deleted
		19	Table 4.1 "002Eh" "002Fh" revised
		20	Table 4.2 "003Eh" "003Fh" revised
		32	Table 5.3 revised Old Figure 5.2 deleted
		35	Table 5.8, Table 5.11 revised Table 5.9 revised, NOTE3 added
		37	Table 5.13 revised
		41	Table 5.19 revised
		45	Table 5.25 revised
		49	Table 5.32 revised Old Figure 5.17 deleted
		52	Table 5.37, Table 5.40 revised Table 5.38 revised, NOTE3 added
		54	Table 5.42 revised
		58	Table 5.47 revised

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the development of the development of the procedure of the development of the de



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510