

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	12
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-VQFN Exposed Pad
Supplier Device Package	16-QFN-EP (5x5)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08qg84cffe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### PRELIMINARY



**Section Number** 

### Title

Page

# Chapter 14 Serial Communications Interface (S08SCIV3)

14.1	1 Introduction	
	14.1.1 Features	
	14.1.2 Modes of Operation	
	14.1.3 Block Diagram	
14.2	2 Register Definition	
	14.2.1 SCI Baud Rate Registers (SCIBDH, SCIBHL)	
	14.2.2 SCI Control Register 1 (SCIC1)	
	14.2.3 SCI Control Register 2 (SCIC2)	
	14.2.4 SCI Status Register 1 (SCIS1)	
	14.2.5 SCI Status Register 2 (SCIS2)	
	14.2.6 SCI Control Register 3 (SCIC3)	
	14.2.7 SCI Data Register (SCID)	
14.3	3 Functional Description	
	14.3.1 Baud Rate Generation	
	14.3.2 Transmitter Functional Description	
	14.3.3 Receiver Functional Description	
	14.3.4 Interrupts and Status Flags	
14.4	4 Additional SCI Functions	
	14.4.1 8- and 9-Bit Data Modes	
	14.4.2 Stop Mode Operation	
	14.4.3 Loop Mode	
	14.4.4 Single-Wire Operation	

# Chapter 15 Serial Peripheral Interface (S08SPIV3)

Introduction	
15.1.1 Features	
15.1.2 Block Diagrams	
15.1.3 SPI Baud Rate Generation	
External Signal Description	
15.2.1 SPSCK — SPI Serial Clock	
15.2.2 MOSI — Master Data Out, Slave Data In	
15.2.3 MISO — Master Data In, Slave Data Out	
15.2.4 $\overline{SS}$ — Slave Select	
Modes of Operation	
15.3.1 SPI in Stop Modes	
Register Definition	
15.4.1 SPI Control Register 1 (SPIC1)	
15.4.2 SPI Control Register 2 (SPIC2)	
15.4.3 SPI Baud Rate Register (SPIBR)	
	Introduction 15.1.1 Features 15.1.2 Block Diagrams 15.1.3 SPI Baud Rate Generation External Signal Description 15.2.1 SPSCK — SPI Serial Clock 15.2.2 MOSI — Master Data Out, Slave Data In 15.2.3 MISO — Master Data In, Slave Data Out 15.2.4 SS — Slave Select Modes of Operation 15.3.1 SPI in Stop Modes Register Definition 15.4.1 SPI Control Register 1 (SPIC1) 15.4.2 SPI Control Register 2 (SPIC2) 15.4.3 SPI Baud Rate Register (SPIBR)

#### MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5



### **Section Number**

Title

### Page

	15.4.4 SPI Status Register (SPIS)	
	15.4.5 SPI Data Register (SPID)	
15.5	Functional Description	
	15.5.1 SPI Clock Formats	
	15.5.2 SPI Interrupts	
	15.5.3 Mode Fault Detection	

# Chapter 16 Timer/Pulse-Width Modulator (S08TPMV2)

16.1	Introduc	tion	. 227
	16.1.1	ACMP/TPM Configuration Information	227
	16.1.2	MTIM/TPM Configuration Information	227
	16.1.3	Features	229
	16.1.4	Block Diagram	229
16.2	External	Signal Description	. 231
	16.2.1	External TPM Clock Sources	231
	16.2.2	TPMCHn — TPM Channel n I/O Pins	231
16.3	Register	Definition	. 231
	16.3.1	Timer Status and Control Register (TPMSC)	232
	16.3.2	Timer Counter Registers (TPMCNTH:TPMCNTL)	233
	16.3.3	Timer Counter Modulo Registers (TPMMODH: TPMMODL)	234
	16.3.4	Timer Channel n Status and Control Register (TPMCnSC)	235
	16.3.5	Timer Channel Value Registers (TPMCnVH:TPMCnVL)	236
16.4	Function	nal Description	. 237
	16.4.1	Counter	237
	16.4.2	Channel Mode Selection	238
	16.4.3	Center-Aligned PWM Mode	240
16.5	TPM Int	terrupts	. 241
	16.5.1	Clearing Timer Interrupt Flags	241
	16.5.2	Timer Overflow Interrupt Description	241
	16.5.3	Channel Event Interrupt Description	242
	16.5.4	PWM End-of-Duty-Cycle Events	242

# Chapter 17 Development Support

243
243
244
244
245
246
248

MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5







Figure 2-3. 24-Pin Packages

### 2.2 Recommended System Connections

Figure 2-4 shows pin connections that are common to almost all MC9S08QG8/4 application systems.



Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0
0xFFAE	Reserved for Storage of FTRIM	0	0	0	0	0	0	0	FTRIM
0xFFAF	Reserved for Storage of ICSTRM				TR	IIM			
0xFFB0 – 0xFFB7	NVBACKKEY				8-Byte Com	parison Key			
0xFFB8 – 0xFFBC	Unused	_	_	_	-	_	_	_	_
0xFFBD	NVPROT				FPS				FPDIS
0xFFBE	Unused	-	—	_		_	_	_	
0xFFBF	NVOPT	KEYEN	FNORED	0	0	0	0	SEC01	SEC00

 Table 4-4. Nonvolatile Register Summary

Provided the key enable (KEYEN) bit is 1, the 8-byte comparison key can be used to temporarily disengage memory security. This key mechanism can be accessed only through user code running in secure memory. (A security key cannot be entered directly through background debug commands.) This security key can be disabled completely by programming the KEYEN bit to 0. If the security key is disabled, the only way to disengage security is by mass erasing the FLASH if needed (normally through the background debug interface) and verifying that FLASH is blank. To avoid returning to secure mode after the next reset, program the security bits (SEC01:SEC00) to the unsecured state (1:0).

### 4.4 RAM

The MC9S08QG8/4 includes static RAM. The locations in RAM below 0x0100 can be accessed using the more efficient direct addressing mode, and any single bit in this area can be accessed with the bit manipulation instructions (BCLR, BSET, BRCLR, and BRSET). Locating the most frequently accessed program variables in this area of RAM is preferred.

The RAM retains data when the MCU is in low-power wait, stop2, or stop3 mode. At power-on or after wakeup from stop1, the contents of RAM are uninitialized. RAM data is unaffected by any reset provided that the supply voltage does not drop below the minimum value for RAM retention ( $V_{RAM}$ ).

For compatibility with M68HC05 MCUs, the HCS08 resets the stack pointer to 0x00FF. In the MC9S08QG8/4, it is usually best to reinitialize the stack pointer to the top of the RAM so the direct page RAM can be used for frequently accessed RAM variables and bit-addressable program variables. Include the following 2-instruction sequence in your reset initialization routine (where RamLast is equated to the highest address of the RAM in the Freescale Semiconductor-provided equate file).

LDHX	#RamLast+1	;point	one	past	RAM
TXS		;SP<-(H	I:X-2	L)	

When security is enabled, the RAM is considered a secure memory resource and is not accessible through BDM or through code executing from non-secure memory. See Section 4.6, "Security," for a detailed description of the security feature.

The RAM array is not automatically initialized out of reset.



### 5.8.1 Interrupt Pin Request Status and Control Register (IRQSC)

This direct page register includes status and control bits, which are used to configure the IRQ function, report status, and acknowledge IRQ events.



#### Figure 5-2. Interrupt Request Status and Control Register (IRQSC)

<sup>1</sup> Bit 5 is a reserved bit that must always be written to 0.

Field	Description
6 IRQPDD	Interrupt Request (IRQ) Pull Device Disable — This read/write control bit is used to disable the internal pullup device when the IRQ pin is enabled (IRQPE = 1) allowing for an external device to be used. 0 IRQ pull device enabled if IRQPE = 1. 1 IRQ pull device disabled if IRQPE = 1.
4 IRQPE	IRQ Pin Enable — This read/write control bit enables the IRQ pin function. When this bit is set the IRQ pin can be used as an interrupt request.         0       IRQ pin function is disabled.         1       IRQ pin function is enabled.
3 IRQF	<ul> <li>IRQ Flag — This read-only status bit indicates when an interrupt request event has occurred.</li> <li>0 No IRQ request.</li> <li>1 IRQ event detected.</li> </ul>
2 IRQACK	<b>IRQ Acknowledge</b> — This write-only bit is used to acknowledge interrupt request events (write 1 to clear IRQF). Writing 0 has no meaning or effect. Reads always return 0. If edge-and-level detection is selected (IRQMOD = 1), IRQF cannot be cleared while the $\overline{IRQ}$ pin remains at its asserted level.
1 IRQIE	<ul> <li>IRQ Interrupt Enable — This read/write control bit determines whether IRQ events generate an interrupt request.</li> <li>Interrupt request when IRQF set is disabled (use polling).</li> <li>Interrupt requested whenever IRQF = 1.</li> </ul>
0 IRQMOD	<ul> <li>IRQ Detection Mode — This read/write control bit selects either edge-only detection or edge-and-level detection. See Section 5.5.2.2, "Edge and Level Sensitivity," for more details.</li> <li>IRQ event on falling edges only.</li> <li>IRQ event on falling edges and low levels.</li> </ul>

#### Table 5-3. IRQSC Register Field Descriptions



# 5.8.5 System Options Register 2 (SOPT2)

This high page register contains bits to configure MCU specific features on the MC9S08QG8/4 devices.



#### Figure 5-6. System Options Register 2 (SOPT2)

<sup>1</sup> This bit can be written only one time after reset. Additional writes are ignored.

Field	Description
7 COPCLKS	<ul> <li>COP Watchdog Clock Select — This write-once bit selects the clock source of the COP watchdog.</li> <li>Internal 1-kHz clock is source to COP.</li> <li>Bus clock is source to COP.</li> </ul>
1 IICPS	<ul> <li>IIC Pin Select— This bit selects the location of the SDA and SCL pins of the IIC module.</li> <li>0 SDA on PTA2, SCL on PTA3.</li> <li>1 SDA on PTB6, SCL on PTB7.</li> </ul>
0 ACIC	<ul> <li>Analog Comparator to Input Capture Enable— This bit connects the output of ACMP to TPM input channel 0.</li> <li>0 ACMP output not connected to TPM input channel 0.</li> <li>1 ACMP output connected to TPM input channel 0.</li> </ul>



# 5.8.9 System Power Management Status and Control 2 Register (SPMSC2)

This high page register contains status and control bits to configure the stop mode behavior of the MCU. See Section 3.6, "Stop Modes," for more information on stop modes.



#### Figure 5-11. System Power Management Status and Control 2 Register (SPMSC2)

<sup>1</sup> This bit can be written only one time after reset. Additional writes are ignored.

#### Table 5-13. SPMSC2 Register Field Descriptions

Field	Description
4 PDF	<ul> <li>Power Down Flag — This read-only status bit indicates the MCU has recovered from stop1 mode.</li> <li>0 MCU has not recovered from stop1 mode.</li> <li>1 MCU recovered from stop1 mode.</li> </ul>
3 PPDF	<ul> <li>Partial Power Down Flag — This read-only status bit indicates that the MCU has recovered from stop2 mode.</li> <li>0 MCU has not recovered from stop2 mode.</li> <li>1 MCU recovered from stop2 mode.</li> </ul>
2 PPDACK	Partial Power Down Acknowledge — Writing a 1 to PPDACK clears the PPDF and the PDF bits.
1 PDC	<ul> <li>Power Down Control — The PDC bit controls entry into the power down (stop2 and stop1) modes.</li> <li>0 Power down modes are disabled.</li> <li>1 Power down modes are enabled.</li> </ul>
0 PPDC	<ul> <li>Partial Power Down Control — The PPDC bit controls which power down mode is selected.</li> <li>0 Stop1 full power down mode enabled if PDC set.</li> <li>1 Stop2 partial power down mode enabled if PDC set.</li> </ul>



Chapter 7 Central Processor Unit (S08CPUV2)

# 7.2 Programmer's Model and CPU Registers

Figure 7-1 shows the five CPU registers. CPU registers are not part of the memory map.



Figure 7-1. CPU Registers

### 7.2.1 Accumulator (A)

The A accumulator is a general-purpose 8-bit register. One operand input to the arithmetic logic unit (ALU) is connected to the accumulator and the ALU results are often stored into the A accumulator after arithmetic and logical operations. The accumulator can be loaded from memory using various addressing modes to specify the address where the loaded data comes from, or the contents of A can be stored to memory using various addressing modes to specify the address where the specify the address where data from A will be stored.

Reset has no effect on the contents of the A accumulator.

### 7.2.2 Index Register (H:X)

This 16-bit register is actually two separate 8-bit registers (H and X), which often work together as a 16-bit address pointer where H holds the upper byte of an address and X holds the lower byte of the address. All indexed addressing mode instructions use the full 16-bit value in H:X as an index reference pointer; however, for compatibility with the earlier M68HC05 Family, some instructions operate only on the low-order 8-bit half (X).

Many instructions treat X as a second general-purpose 8-bit register that can be used to hold 8-bit data values. X can be cleared, incremented, decremented, complemented, negated, shifted, or rotated. Transfer instructions allow data to be transferred from A or transferred to A where arithmetic and logical operations can then be performed.

For compatibility with the earlier M68HC05 Family, H is forced to 0x00 during reset. Reset has no effect on the contents of X.



Analog Comparator (S08ACMPV2)

### 8.3.1 ACMP Status and Control Register (ACMPSC)

ACMPSC contains the status flag and control bits which are used to enable and configure the ACMP.



Figure 8-3. ACMP Status and Control Register

#### Table 8-2. ACMP Status and Control Register Field Descriptions

Field	Description
7 ACME	<ul> <li>Analog Comparator Module Enable — ACME enables the ACMP module.</li> <li>0 ACMP not enabled</li> <li>1 ACMP is enabled</li> </ul>
6 ACBGS	<ul> <li>Analog Comparator Bandgap Select — ACBGS is used to select between the bandgap reference voltage or the ACMP+ pin as the input to the non-inverting input of the analog comparatorr.</li> <li>0 External pin ACMP+ selected as non-inverting input to comparator</li> <li>1 Internal reference select as non-inverting input to comparator</li> </ul>
5 ACF	<ul> <li>Analog Comparator Flag — ACF is set when a compare event occurs. Compare events are defined by ACMOD.</li> <li>ACF is cleared by writing a one to ACF.</li> <li>0 Compare event has not occurred</li> <li>1 Compare event has occurred</li> </ul>
4 ACIE	<ul> <li>Analog Comparator Interrupt Enable — ACIE enables the interrupt from the ACMP. When ACIE is set, an interrupt will be asserted when ACF is set.</li> <li>0 Interrupt disabled</li> <li>1 Interrupt enabled</li> </ul>
3 ACO	<b>Analog Comparator Output</b> — Reading ACO will return the current value of the analog comparator output. ACO is reset to a 0 and will read as a 0 when the ACMP is disabled (ACME = 0).
2 ACOPE	<ul> <li>Analog Comparator Output Pin Enable — ACOPE is used to enable the comparator output to be placed onto the external pin, ACMPO.</li> <li>0 Analog comparator output not available on ACMPO</li> <li>1 Analog comparator output is driven out on ACMPO</li> </ul>
1:0 ACMOD	<ul> <li>Analog Comparator Mode — ACMOD selects the type of compare event which sets ACF.</li> <li>00 Encoding 0 — Comparator output falling edge</li> <li>01 Encoding 1 — Comparator output rising edge</li> <li>10 Encoding 2 — Comparator output falling edge</li> <li>11 Encoding 3 — Comparator output rising or falling edge</li> </ul>

MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5



Analog Comparator (S08ACMPV2)



ADCH	Input Select
00111	AD7
01000	AD8
01001	AD9
01010	AD10
01011	AD11
01100	AD12
01101	AD13
01110	AD14
01111	AD15

Figure 9-4. Input Channe	I Select (continued)
--------------------------	----------------------

ADCH	Input Select		
10111	AD23		
11000	AD24		
11001	AD25		
11010	AD26		
11011	AD27		
11100	Reserved		
11101	V <sub>REFH</sub>		
11110	V <sub>REFL</sub>		
11111	Module disabled		

# 9.3.2 Status and Control Register 2 (ADCSC2)

The ADCSC2 register is used to control the compare function, conversion trigger and conversion active of the ADC module.



<sup>1</sup> Bits 1 and 0 are reserved bits that must always be written to 0.

#### Figure 9-5. Status and Control Register 2 (ADCSC2)

Table 9-4. A	DCSC2	Register	Field	Descriptions
--------------	-------	----------	-------	--------------

Field	Description
7 ADACT	<ul> <li>Conversion Active — ADACT indicates that a conversion is in progress. ADACT is set when a conversion is initiated and cleared when a conversion is completed or aborted.</li> <li>0 Conversion not in progress</li> <li>1 Conversion in progress</li> </ul>
6 ADTRG	<ul> <li>Conversion Trigger Select — ADTRG is used to select the type of trigger to be used for initiating a conversion.</li> <li>Two types of trigger are selectable: software trigger and hardware trigger. When software trigger is selected, a conversion is initiated following a write to ADCSC1. When hardware trigger is selected, a conversion is initiated following the assertion of the ADHWT input.</li> <li>O Software trigger selected</li> <li>1 Hardware trigger selected</li> </ul>





Figure 9-7. Data Result Low Register (ADCRL)

## 9.3.5 Compare Value High Register (ADCCVH)

This register holds the upper two bits of the 10-bit compare value. These bits are compared to the upper two bits of the result following a conversion in 10-bit mode when the compare function is enabled. In 8-bit operation, ADCCVH is not used during compare.



Figure 9-8. Compare Value High Register (ADCCVH)

### 9.3.6 Compare Value Low Register (ADCCVL)

This register holds the lower 8 bits of the 10-bit compare value, or all 8 bits of the 8-bit compare value. Bits ADCV7:ADCV0 are compared to the lower 8 bits of the result following a conversion in either 10-bit or 8-bit mode.



Figure 9-9. Compare Value Low Register(ADCCVL)

# 9.3.7 Configuration Register (ADCCFG)

ADCCFG is used to select the mode of operation, clock source, clock divide, and configure for low power or long sample time.



MOSI output pin from a master and the MISO waveform applies to the MISO output from a slave. The  $\overline{SS}$  OUT waveform applies to the slave select output from a master (provided MODFEN and SSOE = 1). The master  $\overline{SS}$  output goes to active low one-half SPSCK cycle before the start of the transfer and goes back high at the end of the eighth bit time of the transfer. The  $\overline{SS}$  IN waveform applies to the slave select input of a slave.



Figure 15-10. SPI Clock Formats (CPHA = 1)

When CPHA = 1, the slave begins to drive its MISO output when  $\overline{SS}$  goes to active low, but the data is not defined until the first SPSCK edge. The first SPSCK edge shifts the first bit of data from the shifter onto the MOSI output of the master and the MISO output of the slave. The next SPSCK edge causes both the master and the slave to sample the data bit values on their MISO and MOSI inputs, respectively. At the third SPSCK edge, the SPI shifter shifts one bit position which shifts in the bit value that was just sampled, and shifts the second data bit value out the other end of the shifter to the MOSI and MISO outputs of the master and slave, respectively. When CHPA = 1, the slave's  $\overline{SS}$  input is not required to go to its inactive high level between transfers.

Figure 15-11 shows the clock formats when CPHA = 0. At the top of the figure, the eight bit times are shown for reference with bit 1 starting as the slave is selected ( $\overline{SS}$  IN goes low), and bit 8 ends at the last SPSCK edge. The MSB first and LSB first lines show the order of SPI data bits depending on the setting



Timer/Pulse-Width Modulator (S08TPMV2)

## 16.4.3 Center-Aligned PWM Mode

This type of PWM output uses the up-/down-counting mode of the timer counter (CPWMS = 1). The output compare value in TPMCnVH:TPMCnVL determines the pulse width (duty cycle) of the PWM signal and the period is determined by the value in TPMMODH:TPMMODL. TPMMODH:TPMMODL should be kept in the range of 0x0001 to 0x7FFF because values outside this range can produce ambiguous results. ELSnA will determine the polarity of the CPWM output.

#### period = 2 x (TPMMODH:TPMMODL); for TPMMODH:TPMMODL = 0x0001–0x7FFF Eqn. 16-2

If the channel value register TPMCnVH:TPMCnVL is zero or negative (bit 15 set), the duty cycle will be 0%. If TPMCnVH:TPMCnVL is a positive value (bit 15 clear) and is greater than the (nonzero) modulus setting, the duty cycle will be 100% because the duty cycle compare will never occur. This implies the usable range of periods set by the modulus register is 0x0001 through 0x7FFE (0x7FFF if generation of 100% duty cycle is not necessary). This is not a significant limitation because the resulting period is much longer than required for normal applications.

TPMMODH: TPMMODL = 0x0000 is a special case that should not be used with center-aligned PWM mode. When CPWMS = 0, this case corresponds to the counter running free from 0x0000 through 0xFFFF, but when CPWMS = 1 the counter needs a valid match to the modulus register somewhere other than at 0x0000 in order to change directions from up-counting to down-counting.

Figure 16-12 shows the output compare value in the TPM channel registers (multiplied by 2), which determines the pulse width (duty cycle) of the CPWM signal. If ELSnA = 0, the compare match while counting up forces the CPWM output signal low and a compare match while counting down forces the output high. The counter counts up until it reaches the modulo setting in TPMMODH:TPMMODL, then counts down until it reaches zero. This sets the period equal to two times TPMMODH:TPMMODL.



Figure 16-12. CPWM Period and Pulse Width (ELSnA = 0)

Center-aligned PWM outputs typically produce less noise than edge-aligned PWMs because fewer I/O pin transitions are lined up at the same system clock edge. This type of PWM is also required for some types of motor drives.

Because the HCS08 is a family of 8-bit MCUs, the settings in the timer channel registers are buffered to ensure coherent 16-bit updates and to avoid unexpected PWM pulse widths. Writes to any of the registers, TPMMODH, TPMMODL, TPMCnVH, and TPMCnVL, actually write to buffer registers. Values are



**Development Support** 



Characteristic	Symbol	Min	Тур	Мах	Unit
Resolution of trimmed DCO output frequency at fixed voltage and temperature <sup>4</sup>	$\Delta f_{dco\_res\_t}$	_	±0.1	± 0.2	%f <sub>dco</sub>
Total deviation of DCO output from trimmed frequency: <sup>3</sup> At 8MHz over full voltage and temperature range (M Suffix)		_	-1.5 to ±0.5	± 3	
At 8MHz over full voltage and temperature rang (C Suffix)	$\Delta f_{dco\_t}$	—	-1.0 to ±0.5	± 2	%f <sub>dco</sub>
At 8MHz and 3.6V from 0 to $70^{\circ}$ C (C Suffix)		—	±0.5	± 1	
FLL acquisition time <sup>4,6</sup>	t <sub>Acquire</sub>			1.5	ms
Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>7</sup>	C <sub>Jitter</sub>		0.02	0.2	%f <sub>dco</sub>

#### Table A-8. XOSC and ICS Specifications (Temperature Range = -40 to 125°C Ambient)

<sup>1</sup> When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>2</sup> See crystal or resonator manufacturer's recommendation.

- <sup>3</sup> This parameter is characterized and not tested on each device.
- <sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>5</sup> TRIM register at default value (0x80) and FTRIM control bit at default value (0x0).
- <sup>6</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>7</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



Figure A-7. Typical Crystal or Resonator Circuit





Figure A-17. ADC Input Impedance Equivalency Diagram

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply current ADLPC=1 ADLSMP=1 ADCO=1		I <sub>DDAD</sub>	_	120	_	μA	
Supply current ADLPC=1 ADLSMP=0 ADCO=1		I <sub>DDAD</sub>	_	202	_	μA	
Supply current ADLPC=0 ADLSMP=1 ADCO=1		I <sub>DDAD</sub>	_	288	_	μA	
Supply current ADLPC=0 ADLSMP=0 ADCO=1		I <sub>DDAD</sub>		532	646	μA	
ADC asynchronous	High speed (ADLPC=0)	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> =
CIOCK SOURCE	Low power (ADLPC=1)		1.25	2	3.3		I/TADACK

Table A-14. 3	Volt 10-bit	ADC Chara	acteristics



Appendix A Electrical Characteristics



#### STYLE 1:

#### PIN 1. CATHODE

- 2. CATHODE
- 3. CATHODE
- 4. CATHODE
- 5. CATHODE
- 6. CATHODE
- 7. CATHODE
- 8. CATHODE
- 9. ANODE
- 10. ANODE
- 11. ANODE
- 12. ANODE
- 13. ANODE
- 14. ANODE
- 15. ANODE
- 16. ANODE

STYLE 2:

- PIN 1. COMMON DRAIN
  - 2. COMMON DRAIN
  - 3. COMMON DRAIN
  - 4. COMMON DRAIN
  - 5. COMMON DRAIN
  - 6. COMMON DRAIN
  - 7. COMMON DRAIN
  - 8. COMMON DRAIN
  - 9. GATE
  - 10. SOURCE
  - 11. GATE
  - 12. SOURCE
  - 13. GATE
  - 14. SOURCE
  - 15. GATE
  - 16. SOURCE

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:		DOCUMENT NO	): 98ASB42431B	REV: T	
16 LD PDIP		CASE NUMBER: 648-08 19 MAY 20			
	STANDARD: NO	N-JEDEC			