## E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | S08   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, SCI, SPI  |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 12  |
| Program Memory Size        | 8KB (8K × 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 24-VFQFN Exposed Pad  |
| Supplier Device Package    | 24-QFN-EP (4x4)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qg8cfke |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Section Number**

Title

### Page

|     | 4.5.2    | Program and Erase Times                      | 47 |
|-----|----------|--|----|
|     | 4.5.3    | Program and Erase Command Execution          | 48 |
|     | 4.5.4    | Burst Program Execution                      |    |
|     | 4.5.5    | Access Errors                                | 51 |
|     | 4.5.6    | FLASH Block Protection                       | 51 |
|     | 4.5.7    | Vector Redirection                           |    |
| 4.6 | Security | Ι  | 52 |
| 4.7 | FLASH    | Registers and Control Bits                   | 54 |
|     | 4.7.1    | FLASH Clock Divider Register (FCDIV)         |    |
|     | 4.7.2    | FLASH Options Register (FOPT and NVOPT)      | 55 |
|     | 4.7.3    | FLASH Configuration Register (FCNFG)         |    |
|     | 4.7.4    | FLASH Protection Register (FPROT and NVPROT) |    |
|     | 4.7.5    | FLASH Status Register (FSTAT)                | 57 |
|     | 4.7.6    | FLASH Command Register (FCMD)                | 58 |
|     |          |  |    |

# Chapter 5 Resets, Interrupts, and General System Control

| 5.1 | Introdu  | ction   | 59 |
|-----|----------|---|----|
| 5.2 | Features | 5   | 59 |
| 5.3 | MCU R    | eset  | 59 |
| 5.4 | Comput   | er Operating Properly (COP) Watchdog                            | 60 |
| 5.5 | Interrup | ts  | 61 |
|     | 5.5.1    | Interrupt Stack Frame   | 62 |
|     | 5.5.2    | External Interrupt Request Pin (IRQ)                            | 62 |
|     | 5.5.3    | Interrupt Vectors, Sources, and Local Masks                     | 63 |
| 5.6 | Low-Vo   | ltage Detect (LVD) System                                       | 65 |
|     | 5.6.1    | Power-On Reset Operation  | 65 |
|     | 5.6.2    | LVD Reset Operation   | 65 |
|     | 5.6.3    | LVD Interrupt Operation   | 65 |
|     | 5.6.4    | Low-Voltage Warning (LVW)                                       | 65 |
| 5.7 | Real-Ti  | me Interrupt (RTI)  | 65 |
| 5.8 | Reset, I | nterrupt, and System Control Registers and Control Bits         | 66 |
|     | 5.8.1    | Interrupt Pin Request Status and Control Register (IRQSC)       | 67 |
|     | 5.8.2    | System Reset Status Register (SRS)                              | 68 |
|     | 5.8.3    | System Background Debug Force Reset Register (SBDFR)            | 69 |
|     | 5.8.4    | System Options Register 1 (SOPT1)                               | 70 |
|     | 5.8.5    | System Options Register 2 (SOPT2)                               | 71 |
|     | 5.8.6    | System Device Identification Register (SDIDH, SDIDL)            | 72 |
|     | 5.8.7    | System Real-Time Interrupt Status and Control Register (SRTISC) | 73 |
|     | 5.8.8    | System Power Management Status and Control 1 Register (SPMSC1)  | 74 |
|     | 5.8.9    | System Power Management Status and Control 2 Register (SPMSC2)  | 75 |
|     | 5.8.10   | System Power Management Status and Control 3 Register (SPMSC3)  | 76 |
|     |          |   |    |



Table 1-2 provides the functional versions of the on-chip modules.

| Module                          | Version |   |
|---------------------------------|---------|---|
| Analog Comparator               | (ACMP)  | 2 |
| Analog-to-Digital Converter     | (ADC)   | 1 |
| Central Processing Unit         | (CPU)   | 2 |
| IIC Module                      | (IIC)   | 1 |
| Internal Clock Source           | (ICS)   | 1 |
| Keyboard Interrupt              | (KBI)   | 2 |
| Modulo Timer                    | (MTIM)  | 1 |
| Serial Communications Interface | (SCI)   | 3 |
| Serial Peripheral Interface     | (SPI)   | 3 |
| Timer Pulse-Width Modulator     | (TPM)   | 2 |
| Low-Power Oscillator            | (XOSC)  | 1 |
| Debug Module                    | (DBG)   | 2 |

Table 1-2. Versions of On-Chip Modules

### **System Clock Distribution**

Figure 1-2 shows a simplified clock connection diagram. Some modules in the MCU have selectable clock inputs as shown. The clock inputs to the modules indicate the clock(s) that are used to drive the module function. All memory mapped registers associated with the modules are clocked with BUSCLK.



Figure 1-2. System Clock Distribution Diagram

MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5



#### **Chapter 3 Modes of Operation**

STOP instruction, the system clocks to the background debug logic remain active when the MCU enters stop mode. Because of this, background debug communication remains possible. In addition, the voltage regulator does not enter its low-power standby state but maintains full internal regulation.

Most background commands are not available in stop mode. The memory-access-with-status commands do not allow memory access, but they report an error indicating that the MCU is in either stop or wait mode. The BACKGROUND command can be used to wake the MCU from stop and enter active background mode if the ENBDM bit is set. After entering background debug mode, all background commands are available.

### 3.6.2 Stop2 Mode

Stop2 mode is entered by executing a STOP instruction under the conditions as shown in Table 3-1. Most of the internal circuitry of the MCU is powered off in stop2 as in stop1 with the exception of the RAM. Upon entering stop2, all I/O pin control signals are latched so that the pins retain their states during stop2.

Exit from stop2 is performed by asserting the wake-up pin (PTA5) on the MCU.

#### NOTE

PTA5/IRQ/TCLK/RESET always functions as an active-low wakeup input when the MCU is in stop2, regardless of how the pin is configured before entering stop2. The pullup is not automatically enabled. To use the internal pullup, set the PTAPE5 bit in the PTAPE register

In addition, the real-time interrupt (RTI) can wake the MCU from stop2, if enabled.

Upon wake-up from stop2 mode, the MCU starts up as from a power-on reset (POR):

- All module control and status registers are reset
- The LVD reset function is enabled and the MCU remains in the reset state if V<sub>DD</sub> is below the LVD trip point (low trip point selected due to POR)
- The CPU takes the reset vector

In addition to the above, upon waking up from stop2, the PPDF bit in SPMSC2 is set. This flag is used to direct user code to go to a stop2 recovery routine. PPDF remains set and the I/O pin states remain latched until a 1 is written to PPDACK in SPMSC2.

To maintain I/O states for pins that were configured as general-purpose I/O before entering stop2, the user must restore the contents of the I/O port registers, which have been saved in RAM, to the port registers before writing to the PPDACK bit. If the port registers are not restored from RAM before writing to PPDACK, then the pins will switch to their reset states when PPDACK is written.

For pins that were configured as peripheral I/O, the user must reconfigure the peripheral module that interfaces to the pin before writing to the PPDACK bit. If the peripheral module is not enabled before writing to PPDACK, the pins will be controlled by their associated port control registers when the I/O latches are opened.

| Table 4-12. FSTAT Register Field Descriptions ( | continued) |
|---|------------|
|---|------------|

| Field        | Description  |
|--------------|--|
| 4<br>FACCERR | Access Error Flag — FACCERR is set automatically when the proper command sequence is not obeyed exactly (the erroneous command is ignored), if a program or erase operation is attempted before the FCDIV register has been initialized, or if the MCU enters stop while a command was in progress. For a more detailed discussion of the exact actions that are considered access errors, see Section 4.5.5, "Access Errors." FACCERR is cleared by writing a 1 to FACCERR. Writing a 0 to FACCERR has no meaning or effect.<br>0 No access error.<br>1 An access error has occurred. |
| 2<br>FBLANK  | <ul> <li>FLASH Verified as All Blank (erased) Flag — FBLANK is set automatically at the conclusion of a blank check command if the entire FLASH array was verified to be erased. FBLANK is cleared by clearing FCBEF to write a new valid command. Writing to FBLANK has no meaning or effect.</li> <li>0 After a blank check command is completed and FCCF = 1, FBLANK = 0 indicates the FLASH array is not completely erased.</li> <li>1 After a blank check command is completed and FCCF = 1, FBLANK = 1 indicates the FLASH array is completely erased (all 0xFF).</li> </ul>     |

### 4.7.6 FLASH Command Register (FCMD)

Only five command codes are recognized in normal user modes as shown in Table 4-13. Refer to Section 4.5.3, "Program and Erase Command Execution," for a detailed discussion of FLASH programming and erase operations.



Figure 4-10. FLASH Command Register (FCMD)

| Command                     | FCMD           | Equate File Label |
|-----------------------------|----------------|-------------------|
| Blank check                 | 0x05           | mBlank            |
| Byte program                | 0x20 mByteProg |                   |
| Byte program — burst mode   | 0x25           | mBurstProg        |
| Page erase (512 bytes/page) | 0x40           | mPageErase        |
| Mass erase (all FLASH)      | 0x41           | mMassErase        |

Table 4-13. FLASH Commands

All other command codes are illegal and generate an access error.

It is not necessary to perform a blank check command after a mass erase operation. The blank check command is only required as part of the security unlocking mechanism.



The  $\overline{\text{IRQ}}$  pin, when enabled, defaults to use an internal pullup device (IRQPDD = 0). If the user desires to use an external pullup, the IRQPDD can be written to a 1 to turn off the internal device.

BIH and BIL instructions may be used to detect the level on the  $\overline{IRQ}$  pin when the pin is configured to act as the IRQ input.

#### NOTE

This pin does not contain a clamp diode to  $V_{\mbox{\scriptsize DD}}$  and should not be driven above  $V_{\mbox{\scriptsize DD}}.$ 

The voltage measured on the internally pulled-up  $\overline{IRQ}$  pin will not be pulled to V<sub>DD</sub>. The internal gates connected to this pin are pulled to V<sub>DD</sub>. The  $\overline{IRQ}$ pullup should not be used to pull up components external to the MCU. The internal gates connected to this pin are pulled all the way to V<sub>DD</sub>.

#### 5.5.2.2 Edge and Level Sensitivity

The IRQMOD control bit reconfigures the detection logic so it detects edge events and pin levels. In this edge detection mode, the IRQF status flag becomes set when an edge is detected (when the  $\overline{IRQ}$  pin changes from the deasserted to the asserted level), but the flag is continuously set (and cannot be cleared) as long as the  $\overline{IRQ}$  pin remains at the asserted level.

### 5.5.3 Interrupt Vectors, Sources, and Local Masks

Table 5-2 provides a summary of all interrupt sources. Higher-priority sources are located toward the bottom of the table. The high-order byte of the address for the interrupt service routine is located at the first address in the vector address column, and the low-order byte of the address for the interrupt service routine is located at the next higher address.

When an interrupt condition occurs, an associated flag bit becomes set. If the associated local interrupt enable is 1, an interrupt request is sent to the CPU. Within the CPU, if the global interrupt mask (I bit in the CCR) is 0, the CPU will finish the current instruction; stack the PCL, PCH, X, A, and CCR CPU registers; set the I bit; and then fetch the interrupt vector for the highest priority pending interrupt. Processing then continues in the interrupt service routine.



### 6.4.2.1 Port A Internal Pullup Enable (PTAPE)

An internal pullup device can be enabled for each port pin by setting the corresponding bit in the pullup enable register (PTAPEn). The pullup device is disabled if the pin is configured as an output by the parallel I/O control logic or any shared peripheral function regardless of the state of the corresponding pullup enable register bit. The pullup device is also disabled if the pin is controlled by an analog function.



Figure 6-4. Internal Pullup Enable for Port A Register (PTAPE)

<sup>1</sup> PTAPE4 has no effect on the output-only PTA4 pin.

#### Table 6-3. PTAPE Register Field Descriptions

| Field             | Description  |
|-------------------|--|
| 5:0<br>PTAPE[5:0] | <ul> <li>Internal Pullup Enable for Port A Bits — Each of these control bits determines if the internal pullup device is enabled for the associated PTA pin. For port A pins that are configured as outputs, these bits have no effect and the internal pullup devices are disabled.</li> <li>Internal pullup device disabled for port A bit n.</li> <li>Internal pullup device enabled for port A bit n.</li> </ul> |

#### 6.4.2.2 Port A Slew Rate Enable (PTASE)

Slew rate control can be enabled for each port pin by setting the corresponding bit in the slew rate control register (PTASEn). When enabled, slew control limits the rate at which an output can transition to reduce EMC emissions. Slew rate control has no effect on pins which are configured as inputs.

|        | 7 | 6 | 5                   | 4      | 3      | 2      | 1      | 0      |
|--------|---|---|---------------------|--------|--------|--------|--------|--------|
| R      | 0 | 0 | PTASE5 <sup>1</sup> | ρτάςει | PTASE3 | PTASE2 | PTASE1 | PTASEO |
| w      |   |   | TIAOES              |        | TIADED | TIAGEZ | TIADET | TIAGEO |
| Reset: | 0 | 0 | 1                   | 1      | 1      | 1      | 1      | 1      |

#### Figure 6-6. Slew Rate Enable for Port A Register (PTASE)

<sup>1</sup> PTASE5 has no effect on the input-only PTA5 pin.

#### Table 6-4. PTASE Register Field Descriptions

| Field             | Description   |
|-------------------|---|
| 5:0<br>PTASE[5:0] | <ul> <li>Output Slew Rate Enable for Port A Bits — Each of these control bits determines if the output slew rate control is enabled for the associated PTA pin. For port A pins that are configured as inputs, these bits have no effect.</li> <li>Output slew rate control disabled for port A bit n.</li> <li>Output slew rate control enabled for port A bit n.</li> </ul> |

#### MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5



Chapter 7 Central Processor Unit (S08CPUV2)



#### Figure 7-2. Condition Code Register

#### Table 7-1. CCR Register Field Descriptions

| Field  | Description  |
|--------|--|
| 7<br>V | <ul> <li>Two's Complement Overflow Flag — The CPU sets the overflow flag when a two's complement overflow occurs.</li> <li>The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag.</li> <li>No overflow</li> <li>Overflow</li> </ul>  |
| 4<br>H | <ul> <li>Half-Carry Flag — The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C condition code bits to automatically add a correction value to the result from a previous ADD or ADC on BCD operands to correct the result to a valid BCD value.</li> <li>0 No carry between bits 3 and 4</li> <li>1 Carry between bits 3 and 4</li> </ul>  |
| 3      | Interrupt Mask Bit — When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the first instruction of the interrupt service routine is executed.<br>Interrupts are not recognized at the instruction boundary after any instruction that clears I (CLI or TAP). This ensures that the next instruction after a CLI or TAP will always be executed without the possibility of an intervening interrupt, provided I was set.<br>0 Interrupts enabled<br>1 Interrupts disabled |
| 2<br>N | <ul> <li>Negative Flag — The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result. Simply loading or storing an 8-bit or 16-bit value causes N to be set if the most significant bit of the loaded or stored value was 1.</li> <li>0 Non-negative result</li> <li>1 Negative result</li> </ul>   |
| 1<br>Z | <ul> <li>Zero Flag — The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation produces a result of 0x00 or 0x0000. Simply loading or storing an 8-bit or 16-bit value causes Z to be set if the loaded or stored value was all 0s.</li> <li>0 Non-zero result</li> <li>1 Zero result</li> </ul>  |
| 0<br>C | <ul> <li>Carry/Borrow Flag — The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some instructions — such as bit test and branch, shift, and rotate — also clear or set the carry/borrow flag.</li> <li>0 No carry out of bit 7</li> <li>1 Carry out of bit 7</li> </ul>   |



Chapter 7 Central Processor Unit (S08CPUV2)

### 7.5 HCS08 Instruction Set Summary

Table 7-2 provides a summary of the HCS08 instruction set in all possible addressing modes. The table shows operand construction, execution time in internal bus clock cycles, and cycle-by-cycle details for each addressing mode variation of each instruction.

| Source  | Operation  | dress<br>lode                                       | Object Code  | Cycles                          | Cyc-by-Cyc<br>Details                                    | Affect<br>on CCR |            |
|---|--|---|--|---------------------------------|--|------------------|------------|
| i onn   |  | PA  |  |                                 |  | VH               | INZC       |
| ADC #opr8i<br>ADC opr8a<br>ADC opr16a<br>ADC oprx16,X<br>ADC oprx8,X<br>ADC ,X<br>ADC oprx16,SP<br>ADC oprx8,SP | Add with Carry<br>A $\leftarrow$ (A) + (M) + (C)                             | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A9 ii<br>B9 dd<br>C9 hh ll<br>D9 ee ff<br>E9 ff<br>F9<br>9E D9 ee ff<br>9E E9 ff | 2<br>3<br>4<br>3<br>3<br>5<br>4 | pp<br>rpp<br>prpp<br>rpp<br>rfp<br>pprpp<br>prpp         | ¢¢               | - \$ \$ \$ |
| ADD #opr8i<br>ADD opr8a<br>ADD opr16a<br>ADD oprx16,X<br>ADD oprx8,X<br>ADD ,X<br>ADD oprx16,SP<br>ADD oprx8,SP | Add without Carry<br>A $\leftarrow$ (A) + (M)                                | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | AB ii<br>BB dd<br>CB hh ll<br>DB ee ff<br>EB ff<br>FB<br>9E DB ee ff<br>9E EB ff | 2<br>3<br>4<br>3<br>3<br>5<br>4 | pp<br>rpp<br>prpp<br>prpp<br>rpp<br>rfp<br>pprpp<br>prpp | ¢¢               | - \$ \$ \$ |
| AIS #opr8i  | Add Immediate Value (Signed) to Stack Pointer $SP \leftarrow (SP) + (M)$     | IMM   | A7 ii  | 2                               | qq   |                  |            |
| AIX #opr8i  | Add Immediate Value (Signed) to<br>Index Register (H:X)<br>H:X ← (H:X) + (M) | ІММ   | AF ii  | 2                               | qq   |                  |            |
| AND #opr8i<br>AND opr8a<br>AND opr16a<br>AND oprx16,X<br>AND oprx8,X<br>AND ,X<br>AND oprx16,SP<br>AND oprx8,SP | Logical AND<br>A ← (A) & (M)   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A4 ii<br>B4 dd<br>C4 hh ll<br>D4 ee ff<br>E4 ff<br>F4<br>9E D4 ee ff<br>9E E4 ff | 2<br>3<br>4<br>3<br>3<br>5<br>4 | pp<br>rpp<br>prpp<br>rpp<br>rfp<br>pprpp<br>prpp         | 0 —              | - ‡ ‡ -    |
| ASL <i>opr8a</i><br>ASLA<br>ASLX<br>ASL <i>oprx8</i> ,X<br>ASL ,X<br>ASL <i>oprx8</i> ,SP                       | Arithmetic Shift Left<br>C   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 38 dd<br>48<br>58<br>68 ff<br>78<br>9E 68 ff                                     | 5<br>1<br>5<br>4<br>6           | rfwpp<br>p<br>rfwpp<br>rfwp<br>prfwpp                    | \$-              | - \$ \$ \$ |
| ASR opr8a<br>ASRA<br>ASRX<br>ASR oprx8,X<br>ASR ,X<br>ASR oprx8,SP  | Arithmetic Shift Right   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 37 dd<br>47<br>57<br>67 ff<br>77<br>9E 67 ff                                     | 5<br>1<br>1<br>5<br>4<br>6      | rfwpp<br>p<br>rfwpp<br>rfwp<br>prfwpp                    | ¢-               | - \$ \$ \$ |
| BCC rel   | Branch if Carry Bit Clear<br>(if C = 0)                                      | REL   | 24 rr  | 3                               | qqq  |                  |            |

Table 7-2. . Instruction Set Summary (Sheet 1 of 9)



| Source   | Operation နိုင္ငံ<br>တုတ္ရေဆာင္ရ  | dress<br>lode                                       | Object Code  | /cles                           | Cyc-by-Cyc<br>Details                                   | A<br>or | Affect<br>on CCR |  |
|--|---|---|--|---------------------------------|---|---------|------------------|--|
| 1 onin   |   | Pά<br>Μ   |  | с<br>С                          | Details   | VH      | INZC             |  |
| MOV opr8a,opr8a<br>MOV opr8a,X+<br>MOV #opr8i,opr8a<br>MOV ,X+,opr8a   | $\begin{array}{l} Move \\ (M)_{destination} \leftarrow (M)_{source} \\ In \ IX+/DIR \ and \ DIR/IX+Modes, \\ H:X \leftarrow (H:X) + \$0001 \end{array}$ | DIR/DIR<br>DIR/IX+<br>IMM/DIR<br>IX+/DIR            | 4E dd dd<br>5E dd<br>6E ii dd<br>7E dd   | 5<br>5<br>4<br>5                | rpwpp<br>rfwpp<br>pwpp<br>rfwpp                         | 0 –     | - ↓ ↓ -          |  |
| MUL  | Unsigned multiply $X:A \leftarrow (X) \times (A)$   | INH   | 42   | 5                               | ffffp   | - 0     | 0                |  |
| NEG opr8a<br>NEGA<br>NEGX<br>NEG oprx8,X<br>NEG ,X<br>NEG oprx8,SP   | $\begin{array}{llllllllllllllllllllllllllllllllllll$  | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 30 dd<br>40<br>50<br>60 ff<br>70<br>9E 60 ff                                     | 5<br>1<br>5<br>4<br>6           | rfwpp<br>p<br>rfwpp<br>rfwp<br>prfwpp                   | \$-     | - ↓ ↓ ↓          |  |
| NOP  | No Operation — Uses 1 Bus Cycle   | INH   | 9D   | 1                               | р   |         |                  |  |
| NSA  | Nibble Swap Accumulator<br>A ← (A[3:0]:A[7:4])  | INH   | 62   | 1                               | q   |         |                  |  |
| ORA #opr8i<br>ORA opr8a<br>ORA opr16a<br>ORA oprx16,X<br>ORA oprx8,X<br>ORA ,X<br>ORA oprx16,SP<br>ORA oprx8,SP            | Inclusive OR Accumulator and Memory $A \leftarrow (A) \mid (M)$   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | AA ii<br>BA dd<br>CA hh 11<br>DA ee ff<br>EA ff<br>FA<br>9E DA ee ff<br>9E EA ff | 2<br>3<br>4<br>3<br>3<br>5<br>4 | pp<br>rpp<br>prpp<br>rpp<br>rpp<br>rfp<br>pprpp<br>prpp | 0 —     | - ‡ ‡ -          |  |
| PSHA   | Push Accumulator onto Stack<br>Push (A); SP ← (SP) – \$0001   | INH   | 87   | 2                               | sp  |         |                  |  |
| PSHH   | Push H (Index Register High) onto Stack<br>Push (H); SP $\leftarrow$ (SP) – \$0001  | INH   | 8B   | 2                               | sp  |         |                  |  |
| PSHX   | Push X (Index Register Low) onto Stack<br>Push (X); SP $\leftarrow$ (SP) – \$0001   |   | 89   | 2                               | sp  |         |                  |  |
| PULA   | Pull Accumulator from Stack SP $\leftarrow$ (SP + \$0001); Pull (A)   | INH   | 86   | 3                               | ufp   |         |                  |  |
| PULH   | Pull H (Index Register High) from Stack SP $\leftarrow$ (SP + \$0001); Pull (H)   | INH   | 8A   | 3                               | ufp   |         |                  |  |
| PULX   | Pull X (Index Register Low) from Stack SP $\leftarrow$ (SP + \$0001); Pull (X)  | INH   | 88   | 3                               | ufp   |         |                  |  |
| ROL opr8a     Rotate Left through Carry       ROLA     ROLX       ROL oprx8,X     C       ROL ,X     b7       ROL oprx8,SP |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 39 dd<br>49<br>59<br>69 ff<br>79<br>9E 69 ff                                     | 5<br>1<br>5<br>4<br>6           | rfwpp<br>p<br>rfwpp<br>rfwp<br>prfwpp                   | \$-     | -\$\$\$          |  |
| ROR opr8a<br>RORA<br>RORX<br>ROR oprx8,X<br>ROR ,X<br>ROR oprx8,SP   | Rotate Right through Carry  | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 36 dd<br>46<br>56<br>66 ff<br>76<br>9E 66 ff                                     | 5<br>1<br>1<br>5<br>4<br>6      | rfwpp<br>p<br>rfwpp<br>rfwp<br>prfwpp                   | \$-     | - ‡ ‡ ‡          |  |

| Table 7-2 Instruction Set Summar | ry (Sheet 6 of 9) | ) |
|----------------------------------|-------------------|---|
|----------------------------------|-------------------|---|



\_\_\_\_\_

| Source  | Operation  | S e Object Code                                     | /cles  | Cyc-by-Cyc                      | Affect<br>on CCR                                 |     |           |
|---|--|---|--|---------------------------------|--|-----|-----------|
|   |  | βά<br>Μ   |  | C                               | Details  | VH  | INZC      |
| SUB #opr8i<br>SUB opr8a<br>SUB opr16a<br>SUB oprx16,X<br>SUB oprx8,X<br>SUB ,X<br>SUB oprx16,SP<br>SUB oprx8,SP | Subtract<br>A $\leftarrow$ (A) – (M)   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A0 ii<br>B0 dd<br>C0 hh ll<br>D0 ee ff<br>E0 ff<br>F0<br>9E D0 ee ff<br>9E E0 ff | 2<br>3<br>4<br>3<br>3<br>5<br>4 | pp<br>rpp<br>prpp<br>rpp<br>rfp<br>pprpp<br>prpp | \$- | -\$\$\$   |
| SWI   | Software Interrupt<br>PC $\leftarrow$ (PC) + \$0001<br>Push (PCL); SP $\leftarrow$ (SP) - \$0001<br>Push (PCH); SP $\leftarrow$ (SP) - \$0001<br>Push (X); SP $\leftarrow$ (SP) - \$0001<br>Push (A); SP $\leftarrow$ (SP) - \$0001<br>Push (CCR); SP $\leftarrow$ (SP) - \$0001<br>I $\leftarrow$ 1;<br>PCH $\leftarrow$ Interrupt Vector High Byte<br>PCL $\leftarrow$ Interrupt Vector Low Byte | INH   | 83   | 11                              | sssssvvfppp                                      |     | 1 – – –   |
| ТАР   | Transfer Accumulator to CCR $CCR \leftarrow (A)$   | INH   | 84   | 1                               | q  | ¢¢  | ¢¢¢¢      |
| ТАХ   | Transfer Accumulator to X (Index Register Low) $X \leftarrow (A)$  | INH   | 97   | 1                               | q  |     |           |
| ТРА   | Transfer CCR to Accumulator $A \leftarrow (CCR)$   | INH   | 85   | 1                               | q  |     |           |
| TST opr8a<br>TSTA<br>TSTX<br>TST oprx8,X<br>TST ,X<br>TST oprx8,SP  | Test for Negative or Zero (M) - \$00<br>(A) - \$00<br>(X) - \$00<br>(M) - \$00<br>(M) - \$00<br>(M) - \$00   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3D dd<br>4D<br>5D<br>6D ff<br>7D<br>9E 6D ff                                     | 4<br>1<br>4<br>3<br>5           | rfpp<br>p<br>rfpp<br>rfp<br>prfpp                | 0 - | - \$ \$ - |
| тѕх   | Transfer SP to Index Reg.<br>H:X $\leftarrow$ (SP) + \$0001  | INH   | 95   | 2                               | fp   |     |           |
| ТХА   | Transfer X (Index Reg. Low) to Accumulator $A \leftarrow (X)$  | INH   | 9F   | 1                               | q  |     |           |

| Table 7-2 Instruction S | Set Summary | (Sheet 8 of | 9) |
|-------------------------|-------------|-------------|----|
|-------------------------|-------------|-------------|----|



| ADCH  | Input Select |
|-------|--------------|
| 00111 | AD7          |
| 01000 | AD8          |
| 01001 | AD9          |
| 01010 | AD10         |
| 01011 | AD11         |
| 01100 | AD12         |
| 01101 | AD13         |
| 01110 | AD14         |
| 01111 | AD15         |

| Figure 9-4. I | nput Channel | Select | (continued) |
|---------------|--------------|--------|-------------|
|---------------|--------------|--------|-------------|

| ADCH  | Input Select      |
|-------|-------------------|
| 10111 | AD23              |
| 11000 | AD24              |
| 11001 | AD25              |
| 11010 | AD26              |
| 11011 | AD27              |
| 11100 | Reserved          |
| 11101 | V <sub>REFH</sub> |
| 11110 | V <sub>REFL</sub> |
| 11111 | Module disabled   |

### 9.3.2 Status and Control Register 2 (ADCSC2)

The ADCSC2 register is used to control the compare function, conversion trigger and conversion active of the ADC module.



<sup>1</sup> Bits 1 and 0 are reserved bits that must always be written to 0.

#### Figure 9-5. Status and Control Register 2 (ADCSC2)

| Table 9-4. A | DCSC2 | Register | Field | Descriptions |
|--------------|-------|----------|-------|--------------|
|--------------|-------|----------|-------|--------------|

| Field      | Description   |
|------------|---|
| 7<br>ADACT | <ul> <li>Conversion Active — ADACT indicates that a conversion is in progress. ADACT is set when a conversion is initiated and cleared when a conversion is completed or aborted.</li> <li>0 Conversion not in progress</li> <li>1 Conversion in progress</li> </ul>  |
| 6<br>ADTRG | <ul> <li>Conversion Trigger Select — ADTRG is used to select the type of trigger to be used for initiating a conversion.</li> <li>Two types of trigger are selectable: software trigger and hardware trigger. When software trigger is selected, a conversion is initiated following a write to ADCSC1. When hardware trigger is selected, a conversion is initiated following the assertion of the ADHWT input.</li> <li>O Software trigger selected</li> <li>1 Hardware trigger selected</li> </ul> |



Figure 9-10. Configuration Register (ADCCFG)

#### Table 9-5. ADCCFG Register Field Descriptions

| Field         | Description  |
|---------------|--|
| 7<br>ADLPC    | <ul> <li>Low Power Configuration — ADLPC controls the speed and power configuration of the successive approximation converter. This is used to optimize power consumption when higher sample rates are not required.</li> <li>0 High speed configuration</li> <li>1 Low power configuration: {FC31}The power is reduced at the expense of maximum clock speed.</li> </ul>  |
| 6:5<br>ADIV   | <b>Clock Divide Select</b> — ADIV select the divide ratio used by the ADC to generate the internal clock ADCK.<br>Table 9-6 shows the available clock configurations.  |
| 4<br>ADLSMP   | <ul> <li>Long Sample Time Configuration — ADLSMP selects between long and short sample time. This adjusts the sample period to allow higher impedance inputs to be accurately sampled or to maximize conversion speed for lower impedance inputs. Longer sample times can also be used to lower overall power consumption when continuous conversions are enabled if high conversion rates are not required.</li> <li>Short sample time</li> <li>Long sample time</li> </ul> |
| 3:2<br>MODE   | <b>Conversion Mode Selection</b> — MODE bits are used to select between 10- or 8-bit operation. See Table 9-7.   |
| 1:0<br>ADICLK | <b>Input Clock Select</b> — ADICLK bits select the input clock source to generate the internal clock ADCK. See Table 9-8.  |

#### Table 9-6. Clock Divide Select

| ADIV | Divide Ratio | Clock Rate      |
|------|--------------|-----------------|
| 00   | 1            | Input clock     |
| 01   | 2            | Input clock ÷ 2 |
| 10   | 4            | Input clock ÷ 4 |
| 11   | 8            | Input clock ÷ 8 |

#### Table 9-7. Conversion Modes

| MODE | Mode Description         |
|------|--------------------------|
| 00   | 8-bit conversion (N=8)   |
| 01   | Reserved                 |
| 10   | 10-bit conversion (N=10) |
| 11   | Reserved                 |



## Chapter 10 Internal Clock Source (S08ICSV1)

### 10.1 Introduction

The internal clock source (ICS) module provides clock source choices for the MCU. The module contains a frequency-locked loop (FLL) as a clock source that is controllable by either an internal or an external reference clock. The module can provide this FLL clock or either of the internal or external reference clocks as a source for the MCU system clock. There are also signals provided to control a low power oscillator (XOSC) module to allow the use of an external crystal/resonator as the external reference clock.

Whichever clock source is chosen, it is passed through a reduced bus divider (BDIV) which allows a lower final output clock frequency to be derived.

The bus frequency will be one-half of the ICSOUT frequency.

#### NOTE

The external reference clock is not available on all packages. See Table 1-1 for external clock availability for each package option.

### 10.1.1 Module Configuration

When the internal reference is enabled in stop mode (IREFSTEN = 1), the voltage regulator must also be enabled in stop mode by setting the LVDE and LVDSE bits in the SPMSC1 register.

On this MCU, the internal reference is not connected to any module that is operational in stop mode. Therefore, the IREFSTEN bit in the ICSC1 register should always be cleared.

Figure 10-1 shows the MC9S08QG8/4 block diagram with the ICS highlighted.

### 10.1.2 Factory Trim Value

A factory trim value is stored in FLASH during production testing. To be used, this value must be copied from FLASH memory to the ICSTRM register. A factory value for this FTRIM bit is also stored in FLASH and must be copied into the FTRIM bit in the ICSSC register. See Table 4-4 for the FLASH locations of the factory ICSTRM and FTRIM values.



Inter-Integrated Circuit (S08IICV1)

### 11.3.5 IIC Data I/O Register (IICD)



Figure 11-7. IIC Data I/O Register (IICD)

#### Table 11-7. IICD Register Field Descriptions

| Field       | Description  |
|-------------|--|
| 7:0<br>DATA | <b>Data</b> — In master transmit mode, when data is written to the IICD, a data transfer is initiated. The most significant bit is sent first. In master receive mode, reading this register initiates receiving of the next byte of data. |

#### NOTE

When transmitting out of master receive mode, the IIC mode should be switched before reading the IICD register to prevent an inadvertent initiation of a master receive data transfer.

In slave mode, the same functions are available after an address match has occurred.

Note that the TX bit in IICC must correctly reflect the desired direction of transfer in master and slave modes for the transmission to begin. For instance, if the IIC is configured for master transmit but a master receive is desired, then reading the IICD will not initiate the receive.

Reading the IICD will return the last byte received while the IIC is configured in either master receive or slave receive modes. The IICD does not reflect every byte that is transmitted on the IIC bus, nor can software verify that a byte has been written to the IICD correctly by reading it back.

In master transmit mode, the first byte of data written to IICD following assertion of MST is used for the address transfer and should comprise of the calling address (in bit 7–bit 1) concatenated with the required R/W bit (in position bit 0).



### 11.6.1 Byte Transfer Interrupt

The TCF (transfer complete flag) bit is set at the falling edge of the 9th clock to indicate the completion of byte transfer.

### 11.6.2 Address Detect Interrupt

When the calling address matches the programmed slave address (IIC address register), the IAAS bit in the status register is set. The CPU is interrupted provided the IICIE is set. The CPU must check the SRW bit and set its Tx mode accordingly.

### 11.6.3 Arbitration Lost Interrupt

The IIC is a true multi-master bus that allows more than one master to be connected on it. If two or more masters try to control the bus at the same time, the relative priority of the contending masters is determined by a data arbitration procedure. The IIC module asserts this interrupt when it loses the data arbitration process and the ARBL bit in the status register is set.

Arbitration is lost in the following circumstances:

- SDA sampled as a low when the master drives a high during an address or data transmit cycle.
- SDA sampled as a low when the master drives a high during the acknowledge bit of a data receive cycle.
- A START cycle is attempted when the bus is busy.
- A repeated START cycle is requested in slave mode.
- A STOP condition is detected when the master did not request it.

This bit must be cleared by software by writing a one to it.



## Chapter 12 Keyboard Interrupt (S08KBIV2)

### 12.1 Introduction

The keyboard interrupt KBI module provides up to eight independently enabled external interrupt sources. Figure 12-1 Shows the MC9S08QG8/4 block guide with the KBI highlighted.



Modulo Timer (S08MTIMV1)

### 13.3.1 MTIM Status and Control Register (MTIMSC)

MTIMSC contains the overflow status flag and control bits which are used to configure the interrupt enable, reset the counter, and stop the counter.



#### Figure 13-4. MTIM Status and Control Register

| Table 13-2. MTIM Status and Control | I Register Field Descriptions |
|-------------------------------------|-------------------------------|
|-------------------------------------|-------------------------------|

| Field     | Description   |
|-----------|---|
| 7<br>TOF  | <ul> <li>MTIM Overflow Flag — This read-only bit is set when the MTIM counter register overflows to \$00 after reaching the value in the MTIM modulo register. Clear TOF by reading the MTIMSC register while TOF is set, then writing a 0 to TOF. TOF is also cleared when TRST is written to a 1 or when any value is written to the MTIMMOD register.</li> <li>0 MTIM counter has not reached the overflow value in the MTIM modulo register.</li> <li>1 MTIM counter has reached the overflow value in the MTIM modulo register.</li> </ul> |
| 6<br>TOIE | <ul> <li>MTIM Overflow Interrupt Enable — This read/write bit enables MTIM overflow interrupts. If TOIE is set, then an interrupt is generated when TOF = 1. Reset clears TOIE. Do not set TOIE if TOF = 1. Clear TOF first, then set TOIE.</li> <li>0 TOF interrupts are disabled. Use software polling.</li> <li>1 TOF interrupts are enabled.</li> </ul>   |
| 5<br>TRST | <ul> <li>MTIM Counter Reset — When a 1 is written to this write-only bit, the MTIM counter register resets to \$00 and TOF is cleared. Reading this bit always returns 0.</li> <li>0 No effect. MTIM counter remains at current state.</li> <li>1 MTIM counter is reset to \$00.</li> </ul>   |
| 4<br>TSTP | <ul> <li>MTIM Counter Stop — When set, this read/write bit stops the MTIM counter at its current value. Counting resumes from the current value when TSTP is cleared. Reset sets TSTP to prevent the MTIM from counting.</li> <li>0 MTIM counter is active.</li> <li>1 MTIM counter is stopped.</li> </ul>  |
| 3:0       | Unused register bits, always read 0.  |

#### Table 15-3. SPIC2 Register Field Descriptions

| Field        | Description  |
|--------------|--|
| 4<br>MODFEN  | <ul> <li>Master Mode-Fault Function Enable — When the SPI is configured for slave mode, this bit has no meaning or effect. (The SS pin is the slave select input.) In master mode, this bit determines how the SS pin is used (refer to Table 15-2 for more details).</li> <li>Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI</li> <li>Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output</li> </ul>   |
| 3<br>BIDIROE | <b>Bidirectional Mode Output Enable</b> — When bidirectional mode is enabled by SPI pin control 0 (SPC0) = 1,<br>BIDIROE determines whether the SPI data output driver is enabled to the single bidirectional SPI I/O pin.<br>Depending on whether the SPI is configured as a master or a slave, it uses either the MOSI (MOMI) or MISO<br>(SISO) pin, respectively, as the single SPI data I/O pin. When SPC0 = 0, BIDIROE has no meaning or effect.<br>0 Output driver disabled so SPI data I/O pin acts as an input<br>1 SPI I/O pin enabled as an output |
| 1<br>SPISWAI | SPI Stop in Wait Mode         0 SPI clocks continue to operate in wait mode         1 SPI clocks stop when the MCU enters wait mode  |
| 0<br>SPC0    | <ul> <li>SPI Pin Control 0 — The SPC0 bit chooses single-wire bidirectional mode. If MSTR = 0 (slave mode), the SPI uses the MISO (SISO) pin for bidirectional SPI data transfers. If MSTR = 1 (master mode), the SPI uses the MOSI (MOMI) pin for bidirectional SPI data transfers. When SPC0 = 1, BIDIROE is used to enable or disable the output driver for the single bidirectional SPI I/O pin.</li> <li>O SPI uses separate pins for data input and data output</li> <li>1 SPI configured for single-wire bidirectional operation</li> </ul>           |

### 15.4.3 SPI Baud Rate Register (SPIBR)

This register is used to set the prescaler and bit rate divisor for an SPI master. This register may be read or written at any time.



= Unimplemented or Reserved

#### Figure 15-7. SPI Baud Rate Register (SPIBR)

#### Table 15-4. SPIBR Register Field Descriptions

| Field            | Description  |
|------------------|--|
| 6:4<br>SPPR[2:0] | <b>SPI Baud Rate Prescale Divisor</b> — This 3-bit field selects one of eight divisors for the SPI baud rate prescaler as shown in Table 15-5. The input to this prescaler is the bus rate clock (BUSCLK). The output of this prescaler drives the input of the SPI baud rate divider (see Figure 15-4). |
| 2:0<br>SPR[2:0]  | <b>SPI Baud Rate Divisor</b> — This 3-bit field selects one of eight divisors for the SPI baud rate divider as shown in Table 15-6. The input to this divider comes from the SPI baud rate prescaler (see Figure 15-4). The output of this divider is the SPI bit rate clock for master mode.            |



All TPM channels are programmable independently as input capture, output compare, or buffered edge-aligned PWM channels.

### 16.2 External Signal Description

When any pin associated with the timer is configured as a timer input, a passive pullup can be enabled. After reset, the TPM modules are disabled and all pins default to general-purpose inputs with the passive pullups disabled.

### 16.2.1 External TPM Clock Sources

When control bits CLKSB:CLKSA in the timer status and control register are set to 1:1, the prescaler and consequently the 16-bit counter for TPM are driven by an external clock source, TPMxCLK, connected to an I/O pin. A synchronizer is needed between the external clock and the rest of the TPM. This synchronizer is clocked by the bus clock so the frequency of the external source must be less than one-half the frequency of the bus rate clock. The upper frequency limit for this external clock source is specified to be one-fourth the bus frequency to conservatively accommodate duty cycle and phase-locked loop (PLL) or frequency-locked loop (FLL) frequency jitter effects.

On some devices the external clock input is shared with one of the TPM channels. When a TPM channel is shared as the external clock input, the associated TPM channel cannot use the pin. (The channel can still be used in output compare mode as a software timer.) Also, if one of the TPM channels is used as the external clock input, the corresponding ELSnB:ELSnA control bits must be set to 0:0 so the channel is not trying to use the same pin.

### 16.2.2 TPMCHn — TPM Channel n I/O Pins

Each TPM channel is associated with an I/O pin on the MCU. The function of this pin depends on the configuration of the channel. In some cases, no pin function is needed so the pin reverts to being controlled by general-purpose I/O controls. When a timer has control of a port pin, the port data and data direction registers do not affect the related pin(s). See the Pins and Connections chapter for additional information about shared pin functions.

### 16.3 Register Definition

The TPM includes:

- An 8-bit status and control register (TPMSC)
- A 16-bit counter (TPMCNTH:TPMCNTL)
- A 16-bit modulo register (TPMMODH:TPMMODL)

Each timer channel has:

- An 8-bit status and control register (TPMCnSC)
- A 16-bit channel value register (TPMCnVH:TPMCnVL)

Refer to the direct-page register summary in the Memory chapter of this data sheet for the absolute address assignments for all TPM registers. This section refers to registers and control bits only by their names. A



#### Timer/Pulse-Width Modulator (S08TPMV2)

When center-aligned PWM operation is specified, the counter counts upward from 0x0000 through its terminal count and then counts downward to 0x0000 where it returns to up-counting. Both 0x0000 and the terminal count value (value in TPMMODH:TPMMODL) are normal length counts (one timer clock period long).

An interrupt flag and enable are associated with the main 16-bit counter. The timer overflow flag (TOF) is a software-accessible indication that the timer counter has overflowed. The enable signal selects between software polling (TOIE = 0) where no hardware interrupt is generated, or interrupt-driven operation (TOIE = 1) where a static hardware interrupt is automatically generated whenever the TOF flag is 1.

The conditions that cause TOF to become set depend on the counting mode (up or up/down). In up-counting mode, the main 16-bit counter counts from 0x0000 through 0xFFFF and overflows to 0x0000 on the next counting clock. TOF becomes set at the transition from 0xFFFF to 0x0000. When a modulus limit is set, TOF becomes set at the transition from the value set in the modulus register to 0x0000. When the main 16-bit counter is operating in up-/down-counting mode, the TOF flag gets set as the counter changes direction at the transition from the value set in the modulus register and the next lower count value. This corresponds to the end of a PWM period. (The 0x0000 count value corresponds to the center of a period.)

Because the HCS08 MCU is an 8-bit architecture, a coherency mechanism is built into the timer counter for read operations. Whenever either byte of the counter is read (TPMCNTH or TPMCNTL), both bytes are captured into a buffer so when the other byte is read, the value will represent the other byte of the count at the time the first byte was read. The counter continues to count normally, but no new value can be read from either byte until both bytes of the old count have been read.

The main timer counter can be reset manually at any time by writing any value to either byte of the timer count TPMCNTH or TPMCNTL. Resetting the counter in this manner also resets the coherency mechanism in case only one byte of the counter was read before resetting the count.

### 16.4.2 Channel Mode Selection

Provided CPWMS = 0 (center-aligned PWM operation is not specified), the MSnB and MSnA control bits in the channel n status and control registers determine the basic mode of operation for the corresponding channel. Choices include input capture, output compare, and buffered edge-aligned PWM.

### 16.4.2.1 Input Capture Mode

With the input capture function, the TPM can capture the time at which an external event occurs. When an active edge occurs on the pin of an input capture channel, the TPM latches the contents of the TPM counter into the channel value registers (TPMCnVH:TPMCnVL). Rising edges, falling edges, or any edge may be chosen as the active edge that triggers an input capture.

When either byte of the 16-bit capture register is read, both bytes are latched into a buffer to support coherent 16-bit accesses regardless of order. The coherency sequence can be manually reset by writing to the channel status/control register (TPMCnSC).

An input capture event sets a flag bit (CHnF) that can optionally generate a CPU interrupt request.

MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5