



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | S08   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | SCI   |
| Peripherals                | LVD, PWM, WDT   |
| Number of I/O              | 30  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 768 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | A/D 12x8b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 32-SDIP (0.400", 10.16mm)   |
| Supplier Device Package    | 32-SDIP   |
| Purchase URL               | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08fl8cbm">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08fl8cbm</a> |

# Table of Contents

|        |  |    |  |  |
|--------|--|----|--|--|
| 1      | MCU Block Diagram . . . . .                    | 3  |  |  |
| 2      | System Clock Distribution . . . . .            | 4  |  |  |
| 3      | Pin Assignments . . . . .                      | 5  |  |  |
| 4      | Memory Map . . . . .                           | 8  |  |  |
| 5      | Electrical Characteristics . . . . .           | 9  |  |  |
| 5.1    | Introduction . . . . .                         | 9  |  |  |
| 5.2    | Parameter Classification . . . . .             | 9  |  |  |
| 5.3    | Absolute Maximum Ratings . . . . .             | 9  |  |  |
| 5.4    | Thermal Characteristics . . . . .              | 10 |  |  |
| 5.5    | ESD Protection and Latch-Up Immunity . . . . . | 11 |  |  |
| 5.6    | DC Characteristics . . . . .                   | 12 |  |  |
| 5.7    | Supply Current Characteristics . . . . .       | 17 |  |  |
| 5.8    | External Oscillator (XOSC) and ICS             |    |  |  |
|        | Characteristics . . . . .                      | 19 |  |  |
| 5.9    | AC Characteristics . . . . .                   | 21 |  |  |
| 5.9.1  | Control Timing . . . . .                       | 22 |  |  |
| 5.9.2  | TPM Module Timing . . . . .                    | 23 |  |  |
| 5.10   | ADC Characteristics . . . . .                  | 24 |  |  |
| 5.11   | Flash Specifications . . . . .                 | 26 |  |  |
| 5.12   | EMC Performance . . . . .                      | 27 |  |  |
| 5.12.1 | Radiated Emissions . . . . .                   | 27 |  |  |
| 6      | Ordering Information . . . . .                 | 27 |  |  |
| 7      | Package Information . . . . .                  | 28 |  |  |
| 7.1    | Mechanical Drawings . . . . .                  | 28 |  |  |

## Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document.

| Rev | Date           | Description of Changes  |
|-----|----------------|---|
| 1   | March 18, 2009 | Initial public release.   |
| 2   | July 20, 2009  | Updated <a href="#">Section 5.12, "EMC Performance."</a> and corrected <a href="#">Figure 1</a> and <a href="#">Table 1</a> .<br>Corrected default trim value to 31.25 kHz. |
| 3   | Nov. 29, 2010  | Updated <a href="#">Table 7</a> .   |
| 4   | May, 2015      | Corrected pin 12 of the <a href="#">Figure 3</a> .  |

## Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>

### Reference Manual (MC9S08FL16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

## 2 System Clock Distribution

MC9S08FL16 series use ICS module as clock sources. The ICS module can use internal or external clock source as reference to provide up to 20 MHz CPU clock. The output of ICS module includes,

- OSCOUT — XOSC output provides external reference clock to ADC.
- ICSFFCLK — ICS fixed frequency clock reference (around 32.768 kHz) provides double of the fixed lock signal to TPMs and MTIM16.
- ICSOUT — ICS CPU clock provides double of the bus clock which is basic clock reference of peripherals.
- ICSLCLK — Alternate BDC clock provides debug signal to BDC module.

The TCLK pin is an extra external clock source. When TCLK is enabled, it can provide alternate clock source to TPMs and MTIM16. The on-chip 1 kHz clock provides clock source of COP module.




Figure 2. System Clock Distribution Diagram

### 3 Pin Assignments

This section shows the pin assignments for the MC9S08FL16 series devices.




Figure 3. MC9S08FL16 Series 32-Pin SDIP Package




Figure 4. MC9S08FL16 Series 32-Pin LQFP Package

Table 1. Pin Availability by Package Pin-Count

| Pin Number |         | <-- Lowest Priority --> Highest |     |       |     |         |     |                 |     |
|------------|---------|---------------------------------|-----|-------|-----|---------|-----|-----------------|-----|
| 32-SDIP    | 32-LQFP | Port Pin                        | I/O | Alt 1 | I/O | Alt 2   | I/O | Alt 3           | I/O |
| 1          | 29      | PTC5                            | I/O |       |     |         |     |                 |     |
| 2          | 30      | PTC4                            | I/O |       |     |         |     |                 |     |
| 3          | 31      | PTA5                            | I   | IRQ   | I   | TCLK    | I   | RESET           | I   |
| 4          | 32      | PTD2                            | I/O |       |     | TPM1CH2 | I/O |                 |     |
| 5          | 1       | PTA4                            | O   |       |     | BKGD    | I   | MS              | I   |
| 6          | 2       | PTD0                            | I/O |       |     |         |     |                 |     |
| 7          | 3       | PTD1                            | I/O |       |     |         |     |                 |     |
| 8          | 4       |                                 |     |       |     |         |     | V <sub>DD</sub> | I   |
| 9          | 5       |                                 |     |       |     |         |     | V <sub>SS</sub> | I   |
| 10         | 6       | PTB7                            | I/O | EXTAL | I   |         |     |                 |     |
| 11         | 7       | PTB6                            | I/O | XTAL  | O   |         |     |                 |     |
| 12         | 8       | PTB5                            | I/O |       |     | TPM1CH1 | I/O |                 |     |
| 13         | 9       | PTD3                            | I/O |       |     | TPM1CH3 | I/O |                 |     |
| 14         | 10      | PTB4                            | I/O |       |     | TPM1CH0 | I/O |                 |     |
| 15         | 11      | PTC3                            | I/O |       |     | ADP11   | I   |                 |     |

**Table 1. Pin Availability by Package Pin-Count (continued)**

| Pin Number |         | <-- Lowest <b>Priority</b> --> Highest |     |       |     |         |     |       |     |
|------------|---------|--|-----|-------|-----|---------|-----|-------|-----|
| 32-SDIP    | 32-LQFP | Port Pin                               | I/O | Alt 1 | I/O | Alt 2   | I/O | Alt 3 | I/O |
| 16         | 12      | PTC2                                   | I/O |       |     | ADP10   | I   |       |     |
| 17         | 13      | PTC1                                   | I/O |       |     | ADP9    | I   |       |     |
| 18         | 14      | PTC0                                   | I/O |       |     | ADP8    | I   |       |     |
| 19         | 15      | PTB3                                   | I/O |       |     | ADP7    | I   |       |     |
| 20         | 16      | PTD4                                   | I/O |       |     |         |     |       |     |
| 21         | 17      | PTB2                                   | I/O |       |     | ADP6    | I   |       |     |
| 22         | 18      | PTB1                                   | I/O |       |     | TxD     | I/O | ADP5  | I   |
| 23         | 19      | PTB0                                   | I/O |       |     | RxD     | I   | ADP4  | I   |
| 24         | 20      | PTA7                                   | I/O |       |     | TPM2CH1 | I/O |       |     |
| 25         | 21      | PTA6                                   | I/O |       |     | TPM2CH0 | I/O |       |     |
| 26         | 22      | PTA3                                   | I/O |       |     | ADP3    | I   |       |     |
| 27         | 23      | PTA2                                   | I/O |       |     | ADP2    | I   |       |     |
| 28         | 24      | PTA1                                   | I/O |       |     | ADP1    | I   |       |     |
| 29         | 25      | PTD5                                   | I/O |       |     |         |     |       |     |
| 30         | 26      | PTA0                                   | I/O |       |     | ADP0    | I   |       |     |
| 31         | 27      | PTC7                                   | I/O |       |     |         |     |       |     |
| 32         | 28      | PTC6                                   | I/O |       |     |         |     |       |     |

# NOTE

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear out any associated flags before interrupts are enabled. [Table 1](#) illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

# 4 Memory Map

Figure 5 shows the memory map for the MC9S08FL16 series. On-chip memory in the MC9S08FL16 series of MCUs consists of RAM, flash program memory for nonvolatile data storage, plus I/O and control/status registers. The registers are divided into two groups:

- Direct-page registers (0x0000 through 0x003F)
- High-page registers (0x1800 through 0x187F)




Figure 5. MC9S08FL16 Series Memory Map

**Table 3. Absolute Maximum Ratings**

| Rating  | Symbol    | Value                  | Unit |
|---|-----------|------------------------|------|
| Supply voltage  | $V_{DD}$  | -0.3 to 5.8            | V    |
| Maximum current into $V_{DD}$   | $I_{DD}$  | 120                    | mA   |
| Digital input voltage   | $V_{In}$  | -0.3 to $V_{DD} + 0.3$ | V    |
| Instantaneous maximum current<br>Single pin limit (applies to all port pins) <sup>1, 2, 3</sup> | $I_D$     | ±25                    | mA   |
| Storage temperature range   | $T_{stg}$ | -55 to 150             | °C   |

- <sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.
- <sup>2</sup> All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- <sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

## 5.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 4. Thermal Characteristics**

| Rating                                    | Symbol          | Value   | Unit |
|---|-----------------|---|------|
| Operating temperature range<br>(packaged) | T <sub>A</sub>  | T <sub>L</sub> to T <sub>H</sub><br>−40 to 85 | °C   |
| Thermal resistance<br>Single-layer board  |                 |   |      |
| 32-pin SDIP                               | θ <sub>JA</sub> | 60  | °C/W |
| 32-pin LQFP                               |                 | 85  |      |
| Thermal resistance<br>Four-layer board    |                 |   |      |
| 32-pin SDIP                               | θ <sub>JA</sub> | 35  | °C/W |
| 32-pin LQFP                               |                 | 56  |      |

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:



Table 7. DC Characteristics (continued)

| Num | C | Characteristic   | Symbol       | Condition                          | Min. | Typical <sup>1</sup> | Max. | Unit |
|-----|---|--|--------------|------------------------------------|------|----------------------|------|------|
| 12  | C | DC injection current <sup>3, 4, 5</sup>                                | $I_{IC}$     | $V_{IN} < V_{SS}, V_{IN} > V_{DD}$ | -0.2 | —                    | 0.2  | mA   |
|     |   | Single pin limit<br>Total MCU limit, includes sum of all stressed pins |              |                                    | -5   | —                    | 5    | mA   |
| 13  | C | Input capacitance, all pins  | $C_{In}$     | —                                  | —    | —                    | 8    | pF   |
| 14  | C | RAM retention voltage  | $V_{RAM}$    | —                                  | —    | 0.6                  | 1.0  | V    |
| 15  | C | POR re-arm voltage <sup>6</sup>  | $V_{POR}$    | —                                  | 0.9  | 1.4                  | 2.0  | V    |
| 16  | D | POR re-arm time  | $t_{POR}$    | —                                  | 10   | —                    | —    | μs   |
| 17  | P | Low-voltage detection threshold — high range                           | $V_{LVD1}^7$ | —                                  | 3.9  | 4.0                  | 4.1  | V    |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                    |              |                                    | 4.0  | 4.1                  | 4.2  | V    |
| 18  | C | Low-voltage warning threshold — high range 1                           | $V_{LVW3}$   | —                                  | 4.5  | 4.6                  | 4.7  | V    |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                    |              |                                    | 4.6  | 4.7                  | 4.8  | V    |
| 18  | P | Low-voltage warning threshold — high range 0                           | $V_{LVW2}^7$ | —                                  | 4.2  | 4.3                  | 4.4  | V    |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                    |              |                                    | 4.3  | 4.4                  | 4.5  | V    |
| 19  | C | Low-voltage inhibit reset/recover hysteresis                           | $V_{hys}$    | —                                  | —    | 100                  | —    | mV   |
| 20  | C | Bandgap voltage reference <sup>8</sup>                                 | $V_{BG}$     | —                                  | —    | 1.21                 | —    | V    |

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested.

<sup>2</sup> The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear higher when measured externally on the pin.

<sup>3</sup> All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{IN} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>7</sup> When  $V_{DD}$  is in between the minimum of this parameter and 4.5 V, the CPU, RAM, LVD and flash are full functional, but the performance of other modules may be reduced.

<sup>8</sup> Factory trimmed at  $V_{DD} = 5.0$  V, Temp = 25 °C




Figure 6. Typical  $I_{OH}$  Vs  $V_{DD}-V_{OH}$  ( $V_{DD} = 5.0\text{ V}$ ) (High Drive)




Figure 8. Typical  $I_{OH}$  Vs  $V_{OL}$  ( $V_{DD} = 5.0\text{ V}$ ) (High Drive)

Table 8. Supply Current Characteristics


| Num | C | Parameter   | Symbol             | Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max | Unit | Temp                     |
|-----|---|---|--------------------|----------|---------------------|----------------------|-----|------|--------------------------|
| 1   | P | Run supply current<br>FEI mode, all modules off       | R <sub>I</sub> DD  | 10 MHz   | 5                   | 5.66<br>5.75<br>5.80 | —   | mA   | -40 °C<br>25 °C<br>85 °C |
|     | P |   |                    | 1 MHz    |                     | 1.61<br>1.65<br>1.78 | —   |      |                          |
| 2   | C | Wait mode supply current<br>FEI mode, all modules off | W <sub>I</sub> DD  | 10 MHz   | 5                   | 2.79<br>2.86<br>2.88 | —   | μA   | -40 °C<br>25 °C<br>85 °C |
|     | C |   |                    | 1 MHz    |                     | 1.05<br>1.06<br>1.06 | —   |      |                          |
| 3   | C | Stop2 mode supply current                             | S2 <sub>I</sub> DD | —        | 5                   | 1.06                 | —   | μA   | -40 to 85 °C             |
|     | C | Stop3 mode supply current<br>no clocks active         | S3 <sub>I</sub> DD | —        | 5                   | 1.17                 | —   | μA   | -40 to 85 °C             |
| 4   | C | ADC adder to stop3                                    | —                  | —        | 5                   | 163.88               | —   | μA   | 25 °C                    |
| 5   | C | ICS adder to stop3<br>EREFSTEN = 1                    | —                  | —        | 5                   | 1.25                 | —   | μA   | 25 °C                    |
| 6   | C | LVD adder to stop3                                    | —                  | —        | 5                   | 161.3                | —   | μA   | 25 °C                    |

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

**Table 9. XOSC and ICS Specifications (Temperature Range = –40 to 85 °C Ambient) (continued)**

| Num | C | Characteristic  | Symbol              | Min | Typical <sup>1</sup> | Max | Unit              |
|-----|---|---|---------------------|-----|----------------------|-----|-------------------|
| 13  | C | Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup> | C <sub>Jitter</sub> | —   | 0.02                 | 0.2 | %f <sub>dco</sub> |

- <sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- <sup>2</sup> When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- <sup>3</sup> See crystal or resonator manufacturer's recommendation.
- <sup>4</sup> This parameter is characterized and not tested on each device.
- <sup>5</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>6</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.
- <sup>7</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>8</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



**Figure 10. Typical Crystal or Resonator Circuit**





Figure 11. Deviation of DCO Output from Trimmed Frequency (20 MHz, 5.0 V)

### 5.9 AC Characteristics

This section describes timing characteristics for each peripheral system.


Figure 13.  $\overline{\text{IRQ}}/\text{KBIPx}$  Timing

## 5.9.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 11. TPM Input Timing

| No. | C | Function                  | Symbol            | Min | Max                | Unit             |
|-----|---|---------------------------|-------------------|-----|--------------------|------------------|
| 1   | D | External clock frequency  | $f_{\text{TCLK}}$ | 0   | $f_{\text{Bus}}/4$ | Hz               |
| 2   | D | External clock period     | $t_{\text{TCLK}}$ | 4   | —                  | $t_{\text{cyc}}$ |
| 3   | D | External clock high time  | $t_{\text{clkh}}$ | 1.5 | —                  | $t_{\text{cyc}}$ |
| 4   | D | External clock low time   | $t_{\text{clkl}}$ | 1.5 | —                  | $t_{\text{cyc}}$ |
| 5   | D | Input capture pulse width | $t_{\text{ICPW}}$ | 1.5 | —                  | $t_{\text{cyc}}$ |




Figure 14. Timer External Clock




Figure 15. Timer Input Capture Pulse

## 5.10 ADC Characteristics

Table 12. 8-Bit ADC Operating Conditions

| Characteristic                 | Conditions  | Symb             | Min        | Typical <sup>1</sup> | Max        | Unit       | Comment         |
|--------------------------------|---|------------------|------------|----------------------|------------|------------|-----------------|
| Supply voltage                 | Absolute  | $V_{DDA}$        | 4.5        | —                    | 5.5        | V          |                 |
|                                | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ ) <sup>2</sup> | $\Delta V_{DDA}$ | -100       | 0                    | 100        | mV         |                 |
| Ground voltage                 | Absolute  | $V_{SSA}$        | -0.5       | —                    | 0          | V          |                 |
|                                | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ ) <sup>2</sup> | $\Delta V_{SSA}$ | -100       | 0                    | 100        | mV         |                 |
| Input voltage                  | —   | $V_{ADIN}$       | $V_{REFL}$ | —                    | $V_{REFH}$ | V          |                 |
| Input capacitance              | —   | $C_{ADIN}$       | —          | 4.5                  | 5.5        | pF         |                 |
| Input resistance               | —   | $R_{ADIN}$       | —          | 3                    | 5          | k $\Omega$ |                 |
| Analog source resistance       | 8-bit mode (all valid $f_{ADCK}$ )                    | $R_{AS}$         | —          | —                    | 10         | k $\Omega$ | External to MCU |
| ADC conversion clock frequency | High speed (ADLPC = 0)                                | $f_{ADCK}$       | 0.4        | —                    | 8.0        | MHz        |                 |
|                                | Low power (ADLPC = 1)                                 |                  | 0.4        | —                    | 4.0        |            |                 |

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 16. ADC Input Impedance Equivalency Diagram



**Table 13. 8-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| C | Characteristic                                  | Conditions                | Symb                | Min  | Typ <sup>1</sup> | Max  | Unit             | Comment   |
|---|---|---------------------------|---------------------|------|------------------|------|------------------|---|
| T | Supply Current<br>ADLPC=1<br>ADLSMP=1<br>ADCO=1 |                           | I <sub>DDA</sub>    | —    | 133              | —    | μA               |   |
| T | Supply Current<br>ADLPC=1<br>ADLSMP=0<br>ADCO=1 |                           | I <sub>DDA</sub>    | —    | 218              | —    | μA               |   |
| T | Supply Current<br>ADLPC=0<br>ADLSMP=1<br>ADCO=1 |                           | I <sub>DDA</sub>    | —    | 327              | —    | μA               |   |
| P | Supply Current<br>ADLPC=0<br>ADLSMP=0<br>ADCO=1 |                           | I <sub>DDA</sub>    | —    | 0.582            | 1    | mA               |   |
| C | Supply Current                                  | Stop, Reset, Module Off   | I <sub>DDA</sub>    | —    | 0.011            | 1    | μA               |   |
| P | ADC<br>Asynchronous<br>Clock Source             | High Speed (ADLPC = 0)    | f <sub>ADACK</sub>  | 2    | 3.3              | 5    | MHz              | t <sub>ADACK</sub> =<br>1/f <sub>ADACK</sub>                |
|   |   | Low Power (ADLPC = 1)     |                     | 1.25 | 2                | 3.3  |                  |   |
| P | Conversion<br>Time (Including<br>sample time)   | Short Sample (ADLSMP = 0) | t <sub>ADC</sub>    | —    | 20               | —    | ADCK<br>cycles   | See reference<br>manual for<br>conversion<br>time variances |
|   |   | Long Sample (ADLSMP = 1)  |                     | —    | 40               | —    |                  |   |
| P | Sample Time                                     | Short Sample (ADLSMP = 0) | t <sub>ADS</sub>    | —    | 3.5              | —    | ADCK<br>cycles   |   |
|   |   | Long Sample (ADLSMP = 1)  |                     | —    | 23.5             | —    |                  |   |
| D | Temp Sensor<br>Slope                            | –40°C– 25°C               | m                   | —    | 3.266            | —    | mV/°C            |   |
|   |   | 25°C– 125°C               |                     | —    | 3.638            | —    |                  |   |
| D | Temp Sensor<br>Voltage                          | 25 °C                     | V <sub>TEMP25</sub> | —    | 1.396            | —    | mV               |   |
| P | Total<br>Unadjusted<br>Error                    | 8-bit mode                | E <sub>TUE</sub>    | —    | ±0.5             | ±1.0 | LSB <sup>2</sup> | Includes<br>quantization                                    |
| P | Differential<br>Non-Linearity                   | 8-bit mode <sup>3</sup>   | DNL                 | —    | ±0.3             | ±0.5 | LSB <sup>2</sup> |   |
| T | Integral<br>Non-Linearity                       | 8-bit mode                | INL                 | —    | ±0.3             | ±0.5 | LSB <sup>2</sup> |   |
| P | Zero-Scale<br>Error                             | 8-bit mode                | E <sub>ZS</sub>     | —    | ±0.5             | ±0.5 | LSB <sup>2</sup> | V <sub>ADIN</sub> = V <sub>SSA</sub>                        |
| T | Full-Scale<br>Error                             | 8-bit mode                | E <sub>FS</sub>     | —    | ±0.5             | ±0.5 | LSB <sup>2</sup> | V <sub>ADIN</sub> = V <sub>DDA</sub>                        |

**Table 13. 8-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| C | Characteristic      | Conditions | Symb     | Min | Typ <sup>1</sup> | Max       | Unit             | Comment                                |
|---|---------------------|------------|----------|-----|------------------|-----------|------------------|--|
| D | Quantization Error  | 8-bit mode | $E_Q$    | —   | —                | $\pm 0.5$ | LSB <sup>2</sup> |  |
| D | Input Leakage Error | 8-bit mode | $E_{IL}$ | —   | $\pm 0.1$        | $\pm 1$   | LSB <sup>2</sup> | Pad leakage <sup>2</sup><br>* $R_{AS}$ |

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Based on input pad leakage current. Refer to pad electricals.

## 5.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

**Table 14. Flash Characteristics**

| C | Characteristic  | Symbol           | Min    | Typical | Max  | Unit       |
|---|---|------------------|--------|---------|------|------------|
| D | Supply voltage for program/erase<br>–40 °C to 85 °C                                     | $V_{prog/erase}$ | 4.5    | —       | 5.5  | V          |
| D | Supply voltage for read operation   | $V_{Read}$       | 4.5    | —       | 5.5  | V          |
| D | Internal FCLK frequency <sup>1</sup>  | $f_{FCLK}$       | 150    | —       | 200  | kHz        |
| D | Internal FCLK period (1/FCLK)   | $t_{Fcyc}$       | 5      | —       | 6.67 | μs         |
| P | Byte program time (random location) <sup>2</sup>  | $t_{prog}$       | 9      |         |      | $t_{Fcyc}$ |
| P | Byte program time (burst mode) <sup>2</sup>   | $t_{Burst}$      | 4      |         |      | $t_{Fcyc}$ |
| P | Page erase time <sup>2</sup>  | $t_{Page}$       | 4000   |         |      | $t_{Fcyc}$ |
| P | Mass erase time <sup>2</sup>  | $t_{Mass}$       | 20,000 |         |      | $t_{Fcyc}$ |
|   | Byte program current <sup>3</sup>   | $RI_{DDBP}$      | —      | 4       | —    | mA         |
|   | Page erase current <sup>3</sup>   | $RI_{DDPE}$      | —      | 6       | —    | mA         |
| C | Program/erase endurance <sup>4</sup><br>$T_L$ to $T_H = -40$ °C to 85 °C<br>$T = 25$ °C |                  | —      | 10,000  | —    | cycles     |
| C | Data retention <sup>5</sup>   | $t_{D\_ret}$     | 5      | 100     | —    | years      |

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 5.0$  V, bus frequency = 4.0 MHz.

<sup>4</sup> **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

## 5.12 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 5.12.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (the North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

**Table 15. Radiated Emissions, Electric Field**

| Parameter                             | Symbol              | Conditions   | Frequency      | f <sub>osc</sub> /f <sub>bus</sub> | Level <sup>1</sup><br>(Max) | Unit |
|---------------------------------------|---------------------|--|----------------|------------------------------------|-----------------------------|------|
| Radiated emissions,<br>electric field | V <sub>RE_TEM</sub> | V <sub>DD</sub> = 5.0 V<br>T <sub>A</sub> = 25 °C<br>package type<br>32-pin LQFP | 0.15 – 50 MHz  | 4 MHz crystal<br>19 MHz bus        | 9                           | dBμV |
|                                       |                     |  | 50 – 150 MHz   |                                    | 5                           |      |
|                                       |                     |  | 150 – 500 MHz  |                                    | 2                           |      |
|                                       |                     |  | 500 – 1000 MHz |                                    | 1                           |      |
|                                       |                     |  | IEC Level      |                                    | N                           | —    |
|                                       |                     |  | SAE Level      |                                    | 1                           | —    |

<sup>1</sup> Data based on qualification test results.

## 6 Ordering Information

This section contains ordering information for MC9S08FL16 series devices. See below for an example of the device numbering system.


**Table 16. Device Numbering System**

| Device Number <sup>1</sup> | Memory |      | Available Packages <sup>2</sup> |
|----------------------------|--------|------|---------------------------------|
|                            | FLASH  | RAM  |                                 |
| MC9S08FL16                 | 16 KB  | 1024 | 32 SDIP<br>32 LQFP              |
| MC9S08FL8                  | 8 KB   | 768  |                                 |

## Package Information

- <sup>1</sup> See the reference manual, *MC9S08FL16 Series Reference Manual*, for a complete description of modules included on each device.
- <sup>2</sup> See [Table 17](#) for package information.

Example of the device numbering system:



# 7 Package Information

Table 17. Package Descriptions

| Pin Count | Package Type                | Abbreviation | Designator | Case No. | Document No. |
|-----------|-----------------------------|--------------|------------|----------|--------------|
| 32        | Low Quad Flat Package       | LQFP         | LC         | 873A-03  | 98ASH70029A  |
| 32        | Shrink Dual In-line Package | SDIP         | BM         | 1376-02  | 98ASA99330D  |

## 7.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in [Table 17](#).

