



### Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | S08   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | SCI   |
| Peripherals                | LVD, PWM, WDT   |
| Number of I/O              | 30  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 768 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | A/D 12x8b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-LQFP   |
| Supplier Device Package    | 32-LQFP (7x7)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08fl8clcr |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Table of Contents**

| 1 | MCL   | J Block Diagram                         |
|---|-------|---|
| 2 | Syst  | em Clock Distribution4                  |
| 3 | Pin / | Assignments5                            |
| 4 | Merr  | nory Map                                |
| 5 | Elec  | trical Characteristics9                 |
|   | 5.1   | Introduction                            |
|   | 5.2   | Parameter Classification                |
|   | 5.3   | Absolute Maximum Ratings                |
|   | 5.4   | Thermal Characteristics                 |
|   | 5.5   | ESD Protection and Latch-Up Immunity 11 |
|   | 5.6   | DC Characteristics                      |
|   | 5.7   | Supply Current Characteristics          |
|   | 5.8   | External Oscillator (XOSC) and ICS      |
|   |       |   |

|   | 5.9  | Characteristics              |
|---|------|------------------------------|
|   |      | 5.9.1 Control Timing         |
|   |      | 5.9.2 TPM Module Timing      |
|   | 5.10 | ADC Characteristics          |
|   | 5.11 | Flash Specifications         |
|   | 5.12 | EMC Performance              |
|   |      | 5.12.1 Radiated Emissions 27 |
| 6 | Orde | ring Information             |
| 7 | Pack | age Information              |
|   | 7.1  | Mechanical Drawings          |

## **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

| Rev | Date           | Description of Changes   |
|-----|----------------|--|
| 1   | March 18, 2009 | Initial public release.  |
| 2   | July 20, 2009  | Updated Section 5.12, "EMC Performance." and corrected Figure 1 and Table 1.<br>Corrected default trim value to 31.25 kHz. |
| 3   | Nov. 29, 2010  | Updated Table 7.   |
| 4   | May, 2015      | Corrected pin 12 of the Figure 3.  |

## **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### Reference Manual (MC9S08FL16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



## 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of MC9S08FL16 series MCU.




Figure 1. MC9S08FL16 Series Block Diagram



System Clock Distribution

# 2 System Clock Distribution

MC9S08FL16 series use ICS module as clock sources. The ICS module can use internal or external clock source as reference to provide up to 20 MHz CPU clock. The output of ICS module includes,

- OSCOUT XOSC output provides external reference clock to ADC.
- ICSFFCLK ICS fixed frequency clock reference (around 32.768 kHz) provides double of the fixed lock signal to TPMs and MTIM16.
- ICSOUT ICS CPU clock provides double of the bus clock which is basic clock reference of peripherals.
- ICSLCLK Alternate BDC clock provides debug signal to BDC module.

The TCLK pin is an extra external clock source. When TCLK is enabled, it can provide alternate clock source to TPMs and MTIM16. The on-chip 1 kHz clock provides clock source of COP module.




Figure 2. System Clock Distribution Diagram



## 3 Pin Assignments

This section shows the pin assignments for the MC9S08FL16 series devices.





Figure 3. MC9S08FL16 Series 32-Pin SDIP Package



#### **Pin Assignments**





| Pin N   | umber   |          |     | < Lowest | owest <b>Priority</b> > High |         |     |                 |     |
|---------|---------|----------|-----|----------|------------------------------|---------|-----|-----------------|-----|
| 32-SDIP | 32-LQFP | Port Pin | I/O | Alt 1    | I/O                          | Alt 2   | I/O | Alt 3           | I/O |
| 1       | 29      | PTC5     | I/O |          |                              |         |     |                 |     |
| 2       | 30      | PTC4     | I/O |          |                              |         |     |                 |     |
| 3       | 31      | PTA5     | Ι   | IRQ      | Ι                            | TCLK    | Ι   | RESET           | I   |
| 4       | 32      | PTD2     | I/O |          |                              | TPM1CH2 | I/O |                 |     |
| 5       | 1       | PTA4     | 0   |          |                              | BKGD    | Ι   | MS              | I   |
| 6       | 2       | PTD0     | I/O |          |                              |         |     |                 |     |
| 7       | 3       | PTD1     | I/O |          |                              |         |     |                 |     |
| 8       | 4       |          |     |          |                              |         |     | V <sub>DD</sub> | I   |
| 9       | 5       |          |     |          |                              |         |     | $V_{SS}$        | Ι   |
| 10      | 6       | PTB7     | I/O | EXTAL    | I                            |         |     |                 |     |
| 11      | 7       | PTB6     | I/O | XTAL     | 0                            |         |     |                 |     |
| 12      | 8       | PTB5     | I/O |          |                              | TPM1CH1 | I/O |                 |     |
| 13      | 9       | PTD3     | I/O |          |                              | TPM1CH3 | I/O |                 |     |
| 14      | 10      | PTB4     | I/O |          |                              | TPM1CH0 | I/O |                 |     |
| 15      | 11      | PTC3     | I/O |          |                              | ADP11   | Ι   |                 |     |

Table 1. Pin Availability by Package Pin-Count



| Pin N   | Pin Number < Lowest Priority> Highest |          |     |       |     |         |     |       |     |
|---------|---------------------------------------|----------|-----|-------|-----|---------|-----|-------|-----|
| 32-SDIP | 32-LQFP                               | Port Pin | I/O | Alt 1 | I/O | Alt 2   | I/O | Alt 3 | I/O |
| 16      | 12                                    | PTC2     | I/O |       |     | ADP10   | Ι   |       |     |
| 17      | 13                                    | PTC1     | I/O |       |     | ADP9    | Ι   |       |     |
| 18      | 14                                    | PTC0     | I/O |       |     | ADP8    | Ι   |       |     |
| 19      | 15                                    | PTB3     | I/O |       |     | ADP7    | Ι   |       |     |
| 20      | 16                                    | PTD4     | I/O |       |     |         |     |       |     |
| 21      | 17                                    | PTB2     | I/O |       |     | ADP6    | Ι   |       |     |
| 22      | 18                                    | PTB1     | I/O |       |     | TxD     | I/O | ADP5  | Ι   |
| 23      | 19                                    | PTB0     | I/O |       |     | RxD     | Ι   | ADP4  | Ι   |
| 24      | 20                                    | PTA7     | I/O |       |     | TPM2CH1 | I/O |       |     |
| 25      | 21                                    | PTA6     | I/O |       |     | TPM2CH0 | I/O |       |     |
| 26      | 22                                    | PTA3     | I/O |       |     | ADP3    | Ι   |       |     |
| 27      | 23                                    | PTA2     | I/O |       |     | ADP2    | Ι   |       |     |
| 28      | 24                                    | PTA1     | I/O |       |     | ADP1    | Ι   |       |     |
| 29      | 25                                    | PTD5     | I/O |       |     |         |     |       |     |
| 30      | 26                                    | PTA0     | I/O |       |     | ADP0    | Ι   |       |     |
| 31      | 27                                    | PTC7     | I/O |       |     |         |     |       |     |
| 32      | 28                                    | PTC6     | I/O |       |     |         |     |       |     |

### NOTE

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear out any associated flags before interrupts are enabled. Table 1 illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.




Memory Map

# 4 Memory Map

Figure 5 shows the memory map for the MC9S08FL16 series. On-chip memory in the MC9S08FL16 series of MCUs consists of RAM, flash program memory for nonvolatile data storage, plus I/O and control/status registers. The registers are divided into two groups:

- Direct-page registers (0x0000 through 0x003F)
- High-page registers (0x1800 through 0x187F)



| Rating  | Symbol           | Value                         | Unit |
|---|------------------|-------------------------------|------|
| Supply voltage  | V <sub>DD</sub>  | -0.3 to 5.8                   | V    |
| Maximum current into V <sub>DD</sub>  | I <sub>DD</sub>  | 120                           | mA   |
| Digital input voltage   | V <sub>In</sub>  | –0.3 to V <sub>DD</sub> + 0.3 | V    |
| Instantaneous maximum current<br>Single pin limit (applies to all port pins) <sup>1, 2, 3</sup> | Ι <sub>D</sub>   | ±25                           | mA   |
| Storage temperature range   | T <sub>stg</sub> | –55 to 150                    | °C   |

#### **Table 3. Absolute Maximum Ratings**

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2\,$  All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ 

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 5.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

| Rating                                    | Symbol         | Value  | Unit  |
|---|----------------|--|-------|
| Operating temperature range<br>(packaged) | T <sub>A</sub> | T <sub>L</sub> to T <sub>H</sub><br>40 to 85 | °C    |
| Thermal resistance<br>Single-layer board  |                |  |       |
| 32-pin SDIP                               | 0              | 60   | °C/W  |
| 32-pin LQFP                               | $\theta_{JA}$  | 85   | C/ VV |
| Thermal resistance<br>Four-layer board    |                |  |       |
| 32-pin SDIP                               | θ              | 35   | °C/W  |
| 32-pin LQFP                               | $\theta_{JA}$  | 56   | 0/10  |

| Table 4. | Thermal | Characteristics |
|----------|---------|-----------------|
|----------|---------|-----------------|

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

| No. | Rating <sup>1</sup>                      | Symbol           | Min   | Max | Unit |
|-----|--|------------------|-------|-----|------|
| 1   | Human body model (HBM)                   | V <sub>HBM</sub> | ±2000 | _   | V    |
| 2   | Charge device model (CDM)                | V <sub>CDM</sub> | ±500  | —   | V    |
| 3   | Latch-up current at $T_A = 85 \degree C$ | I <sub>LAT</sub> | ±100  | _   | mA   |

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 5.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

| Num | С       | (   | Characteristic  | Symbol  | Condition                            | Min.                  | Typical <sup>1</sup> | Max.                | Unit |
|-----|---------|---|---|---|--------------------------------------|-----------------------|----------------------|---------------------|------|
| 1   | Ρ       | Operating vo                              | Itage   | —   | —                                    | 4.5                   | —                    | 5.5                 | V    |
| 2   | С       | Output high                               | All I/O pins,<br>low-drive strength   |   | $I_{Load} = -2 \text{ mA}$           | V <sub>DD</sub> – 1.5 | _                    | —                   | v    |
| P   | voltage | All I/O pins,<br>high-drive strength      |   | $I_{Load} = -10 \text{ mA}$                                 | V <sub>DD</sub> – 1.5                | _                     | _                    |                     |      |
| 3   | D       | Output high<br>current                    | Max total I <sub>OH</sub> for all ports   | I <sub>OHT</sub>  | —                                    | —                     | —                    | 100                 | mA   |
| 4   | С       | Output low                                | All I/O pins,<br>low-drive strength   | Vei   | $I_{Load} = 2 \text{ mA}$            | _                     | —                    | 1.5                 | v    |
|     | Ρ       | voltage                                   | All I/O pins,<br>high-drive strength  | V <sub>OL</sub>   | $I_{Load} = 10 \text{ mA}$           | —                     | —                    | 1.5                 | v    |
| 5   | D       | Output low<br>current                     | Max total $I_{OL}$ for all ports  | I <sub>OLT</sub>  | —                                    | _                     | _                    | 100                 | mA   |
| 6   | Ρ       | Input high<br>voltage                     | All digital inputs  | V <sub>IH</sub>   | _                                    | $0.65 	imes V_{DD}$   | _                    | _                   | V    |
| 7   | Ρ       | Input low<br>voltage                      | All digital inputs  | V <sub>IL</sub>   | _                                    | _                     | _                    | $0.35 	imes V_{DD}$ | V    |
| 8   | С       | Input<br>hysteresis                       | All digital inputs  | V <sub>hys</sub>  | _                                    | $0.06 	imes V_{DD}$   | _                    | _                   | mV   |
| 9   | Ρ       | Input<br>leakage<br>current               | All input only pins<br>(per pin)  | ll <sub>In</sub> l  | $V_{In} = V_{DD} \text{ or } V_{SS}$ | _                     | 0.1                  | 1                   | μA   |
| 10  | Ρ       | Hi-Z<br>(off-state)<br>leakage<br>current | All input/output<br>(per pin)   | II <sub>OZ</sub> I  | $V_{In} = V_{DD} \text{ or } V_{SS}$ | _                     | 0.1                  | 1                   | μΑ   |
| 11a | С       | Pullup,<br>pulldown<br>resistors          | All digital inputs, when<br>enabled (all I/O pins other<br>than<br>PTA5/IRQ/TCLK/RESET) |   | _                                    | 17.5                  | 36.5                 | 52.5                | kΩ   |
| 11b | С       | Pullup,<br>pulldown<br>resistors          | (PTA5/IRQ/TCLK/RESET)   | R <sub>PU,</sub><br>R <sub>PD</sub><br>(Note <sup>2</sup> ) | _                                    | 17.5                  | 36.5                 | 52.5                | kΩ   |

Table 7. DC Characteristics




Figure 6. Typical I<sub>OH</sub> Vs V<sub>DD</sub>–V<sub>OH</sub> (V<sub>DD</sub> = 5.0 V) (High Drive)






Figure 7. Typical I<sub>OH</sub> Vs V<sub>DD</sub>–V<sub>OH</sub> (V<sub>DD</sub> = 5.0 V) (Low Drive)






Figure 8. Typical I<sub>OH</sub> Vs V<sub>OL</sub> (V<sub>DD</sub> = 5.0 V) (High Drive)








Figure 9. Typical I<sub>OH</sub> Vs V<sub>OL</sub> (V<sub>DD</sub> = 5.0 V) (Low Drive)

## 5.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.



| Num    | С | Parameter                                  | Symbol            | Bus<br>Freq | V <sub>DD</sub><br>(V) | Typical <sup>1</sup> | Max | Unit | Temp                     |
|--------|---|--|-------------------|-------------|------------------------|----------------------|-----|------|--------------------------|
|        | Ρ | Run supply current                         |                   | 10 MHz      | _                      | 5.66<br>5.75<br>5.80 | _   |      | –40 °C<br>25 °C<br>85 °C |
| 1<br>P | Ρ | FEI mode, all modules off                  | RI <sub>DD</sub>  | 1 MHz       | 5                      | 1.61<br>1.65<br>1.78 | _   | mA   | 40 °C<br>25 °C<br>85 °C  |
|        | С | Wait mode supply current                   | WI <sub>DD</sub>  | 10 MHz      | _                      | 2.79<br>2.86<br>2.88 |     |      | –40 °C<br>25 °C<br>85 °C |
| 2      | с | FEI mode, all modules off                  |                   | 1 MHz       | 5                      | 1.05<br>1.06<br>1.06 |     | μΑ   | 40 °C<br>25 °C<br>85 °C  |
|        | С | Stop2 mode supply current                  | S2I <sub>DD</sub> | _           | 5                      | 1.06                 | _   | μA   | –40 to 85 °C             |
| 3      | с | Stop3 mode supply current no clocks active | S3I <sub>DD</sub> | _           | 5                      | 1.17                 | _   | μA   | –40 to 85 °C             |
| 4      | С | ADC adder to stop3                         |                   | _           | 5                      | 163.88               | _   | μA   | 25 °C                    |
| 5      | с | ICS adder to stop3<br>EREFSTEN = 1         | _                 | _           | 5                      | 1.25                 | _   | μA   | 25 °C                    |
| 6      | С | LVD adder to stop3                         |                   |             | 5                      | 161.3                | _   | μA   | 25 °C                    |

### Table 8. Supply Current Characteristics

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.






Figure 11. Deviation of DCO Output from Trimmed Frequency (20 MHz, 5.0 V)

### 5.9 AC Characteristics

This section describes timing characteristics for each peripheral system.






Figure 13. IRQ/KBIPx Timing

### 5.9.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

| No. | С | Function                  | Symbol            | Min | Max                 | Unit             |
|-----|---|---------------------------|-------------------|-----|---------------------|------------------|
| 1   | D | External clock frequency  | f <sub>TCLK</sub> | 0   | f <sub>Bus</sub> /4 | Hz               |
| 2   | D | External clock period     | t <sub>TCLK</sub> | 4   | _                   | t <sub>cyc</sub> |
| 3   | D | External clock high time  | t <sub>clkh</sub> | 1.5 | _                   | t <sub>cyc</sub> |
| 4   | D | External clock low time   | t <sub>clkl</sub> | 1.5 | _                   | t <sub>cyc</sub> |
| 5   | D | Input capture pulse width | t <sub>ICPW</sub> | 1.5 | _                   | t <sub>cyc</sub> |

Table 11. TPM Input Timing




Figure 14. Timer External Clock




Figure 15. Timer Input Capture Pulse



## 5.10 ADC Characteristics

| Characteristic              | Conditions  | Symb              | Min               | Typical <sup>1</sup> | Мах        | Unit | Comment         |
|-----------------------------|---|-------------------|-------------------|----------------------|------------|------|-----------------|
| Supply voltage              | Absolute  | V <sub>DDA</sub>  | 4.5               |                      | 5.5        | V    |                 |
| Supply voltage              | Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> ) <sup>2</sup> | $\Delta V_{DDA}$  | -100              | 0                    | 100        | mV   |                 |
| Ground voltage              | Delta to $V_{SS} (V_{SS} - V_{SSA})^2$                                      | $\Delta V_{SSA}$  | -100              | 0                    | 100        | mV   |                 |
| Input voltage               | —   | V <sub>ADIN</sub> | V <sub>REFL</sub> | —                    | $V_{REFH}$ | V    |                 |
| Input<br>capacitance        | _   | C <sub>ADIN</sub> | _                 | 4.5                  | 5.5        | pF   |                 |
| Input resistance            | —   | R <sub>ADIN</sub> | _                 | 3                    | 5          | kΩ   |                 |
| Analog source<br>resistance | 8-bit mode (all valid f <sub>ADCK</sub> )                                   | R <sub>AS</sub>   | _                 | _                    | 10         | kΩ   | External to MCU |
| ADC conversion              | High speed (ADLPC = 0)  | f                 | 0.4               | —                    | 8.0        | MHz  |                 |
| clock frequency             | Low power (ADLPC = 1)   | f <sub>ADCK</sub> | 0.4               | —                    | 4.0        |      |                 |

#### Table 12. 8-Bit ADC Operating Conditions

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub>= 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 16. ADC Input Impedance Equivalency Diagram



| С | Characteristic         | Conditions | Symb            | Min | Typ <sup>1</sup> | Max  | Unit             | Comment                                       |
|---|------------------------|------------|-----------------|-----|------------------|------|------------------|---|
| D | Quantization<br>Error  | 8-bit mode | EQ              |     |                  | ±0.5 | LSB <sup>2</sup> |   |
| D | Input Leakage<br>Error | 8-bit mode | E <sub>IL</sub> | _   | ±0.1             | ±1   | LSB <sup>2</sup> | Pad leakage <sup>2</sup><br>* R <sub>AS</sub> |

Table 13. 8-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Based on input pad leakage current. Refer to pad electricals.

### 5.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

| С | Characteristic  | Symbol                  | Min    | Typical | Мах  | Unit              |
|---|---|-------------------------|--------|---------|------|-------------------|
| D | Supply voltage for program/erase<br>-40 °C to 85 °C   | V <sub>prog/erase</sub> | 4.5    | _       | 5.5  | V                 |
| D | Supply voltage for read operation   | V <sub>Read</sub>       | 4.5    | —       | 5.5  | V                 |
| D | Internal FCLK frequency <sup>1</sup>  | f <sub>FCLK</sub>       | 150    | —       | 200  | kHz               |
| D | Internal FCLK period (1/FCLK)   | t <sub>Fcyc</sub>       | 5      | —       | 6.67 | μs                |
| Р | Byte program time (random location) <sup>2</sup>  | t <sub>prog</sub>       | 9      |         |      | t <sub>Fcyc</sub> |
| Р | Byte program time (burst mode) <sup>2</sup>   | t <sub>Burst</sub>      | 4      |         |      | t <sub>Fcyc</sub> |
| Р | Page erase time <sup>2</sup>  | t <sub>Page</sub>       | 4000   |         |      | t <sub>Fcyc</sub> |
| Р | Mass erase time <sup>2</sup>  | t <sub>Mass</sub>       | 20,000 |         |      | t <sub>Fcyc</sub> |
|   | Byte program current <sup>3</sup>   | RI <sub>DDBP</sub>      |        | 4       | —    | mA                |
|   | Page erase current <sup>3</sup>   | RI <sub>DDPE</sub>      | _      | 6       | —    | mA                |
| С | C Program/erase endurance <sup>4</sup><br>T <sub>L</sub> to T <sub>H</sub> = -40 °C to 85 °C<br>T = 25 °C |                         | _      | 10,000  | _    | cycles            |
| С | Data retention <sup>5</sup>   | t <sub>D_ret</sub>      | 5      | 100     | —    | years             |

Table 14. Flash Characteristics

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 5.0$  V, bus frequency = 4.0 MHz.

<sup>4</sup> Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory.* 



<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

### 5.12 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 5.12.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (the North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

| Parameter           | Symbol   | Conditions       | Frequency      | f <sub>OSC</sub> /f <sub>BUS</sub> | Level <sup>1</sup><br>(Max) | Unit |
|---------------------|--|------------------|----------------|------------------------------------|-----------------------------|------|
| Radiated emissions, | V <sub>RE_TEM</sub>  | $V_{DD} = 5.0 V$ | 0.15 – 50 MHz  | 4 MHz crystal                      | 9                           | dBμV |
| electric field      | ectric field<br>T <sub>A</sub> = 25 °C<br>package typ<br>32-pin LQFf |                  | 50 – 150 MHz   | 19 MHz bus                         | 5                           |      |
|                     |  |                  | 150 – 500 MHz  |                                    | 2                           |      |
|                     |  |                  | 500 – 1000 MHz |                                    | 1                           |      |
|                     |  |                  | IEC Level      |                                    | Ν                           | —    |
|                     |  |                  | SAE Level      |                                    | 1                           | _    |

Table 15. Radiated Emissions, Electric Field

<sup>1</sup> Data based on qualification test results.

# 6 Ordering Information

This section contains ordering information for MC9S08FL16 series devices. See below for an example of the device numbering system.

| Device Number <sup>1</sup> | Mer   | nory | Available Packages <sup>2</sup> |
|----------------------------|-------|------|---------------------------------|
| Device Number              | FLASH | RAM  | Available Fackages              |
| MC9S08FL16                 | 16 KB | 1024 | 32 SDIP                         |
| MC9S08FL8                  | 8 KB  | 768  | 32 LQFP                         |

Table 16. Device Numbering System

