



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | 80C51 |
| Core Size | 8-Bit |
| Speed | 60MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.6x16.6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/at89c51ac3-slsim |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Configuration













Port 0 and Port 2

Ports 0 and 2 are used for general-purpose I/O or as the external address/data bus. Port 0, shown in Figure 3, differs from the other Ports in not having internal pull-ups. Figure 3 shows the structure of Port 2. An external source can pull a Port 2 pin low.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 0 or 2). To use a pin for general-purpose input, set the bit in the Px register to turn off the output driver FET.





- Notes: 1. Port 0 is precluded from use as general-purpose I/O Ports when used as address/data bus drivers.
 - 2. Port 0 internal strong pull-ups assist the logic-one output for memory bus cycles only. Except for these bus cycles, the pull-up FET is off, Port 0 outputs are open-drain.



Table 1. SFR Mapping

| | 0/8 ⁽²⁾ | 1/9 | 2/A | 3/B | 4/C | 5/D | 6/E | 7/F | |
|-----|--------------------|--------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|-----|
| F8h | IPL1 xxxx x0x0 | CH 0000 0000 | CCAP0H 0000 0000 | CCAP1H 0000 0000 | CCAP2H 0000 0000 | CCAP3H 0000 0000 | CCAP4H 0000 0000 | | FFh |
| F0h | B 0000 0000 | | ADCLK xxx0 0000 | ADCON x000 0000 | ADDL 0000 0000 | ADDH 0000 0000 | ADCF 0000 0000 | IPH1 xxxx x0x0 | F7h |
| E8h | IEN1 xxxx x0x0 | CL 0000 0000 | CCAP0L 0000 0000 | CCAP1L 0000 0000 | CCAP2L 0000 0000 | CCAP3L 0000 0000 | CCAP4L 0000 0000 | | EFh |
| E0h | ACC 0000 0000 | | | | | | | | E7h |
| D8h | CCON 0000 0000 | CMOD 00xx x000 | CCAPM0 ×000 0000 | CCAPM1 x000 0000 | CCAPM2 x000 0000 | CCAPM3 x000 0000 | CCAPM4 x000 0000 | | DFh |
| D0h | PSW 0000 0000 | FCON 0000 0000 | EECON xxxx xx00 | FSTA xxxx xx00 | SPCON 0001 0100 | SPSCR 0000 0000 | SPDAT xxxx xxxx | | D7h |
| C8h | T2CON 0000 0000 | T2MOD xxxx xx00 | RCAP2L 0000 0000 | RCAP2H 0000 0000 | TL2 0000 0000 | TH2 0000 0000 | | | CFh |
| C0h | P4 xxx1 1111 | | | | | | | | C7h |
| B8h | IPL0 x000 0000 | SADEN 0000 0000 | | | | | | | BFh |
| B0h | P3 1111 1111 | | | | | | | IPH0 x000 0000 | B7h |
| A8h | IEN0 0000 0000 | SADDR 0000 0000 | | | | | | | AFh |
| A0h | P2 1111 1111 | | AUXR1 xxxx 00x0 | | | | WDTRST 1111 1111 | WDTPRG xxxx x000 | A7h |
| 98h | SCON 0000 0000 | SBUF 0000 0000 | | | | | | CKCON1 xxxx xxx0 | 9Fh |
| 90h | P1 1111 1111 | | | | | | | | 97h |
| 88h | TCON 0000 0000 | TMOD 0000 0000 | TL0 0000 0000 | TL1 0000 0000 | TH0 0000 0000 | TH1 0000 0000 | AUXR x001 0100 | CKCON0 x00 0000 | 8Fh |
| 80h | P0 1111 1111 | SP 0000 0111 | DPL 0000 0000 | DPH 0000 0000 | | | | PCON 00x1 0000 | 87h |
| | 0/8 ⁽²⁾ | 1/9 | 2/A | 3/B | 4/C | 5/D | 6/E | 7/F | - |

Reserved

Note: 1. Do not read or write Reserved Registers

 These registers are bit-addressable. Sixteen addresses in the SFR space are both byte-addressable and bit-addressable. The bit-addressable SFR's are those whose address ends in 0 and 8. The bit addresses, in this area, are 0x80 through to 0xFF.

Table 3. CKCON1 Register

CKCON1 (S:9Fh) Clock Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---|-----------------|--|---|---|---|---|-------|--|--|--|
| | | | | | | | SPIX2 | | | |
| Bit Number | Bit Mnemonic | Description | | | | | | | | |
| 7-1 | - | Reserved The value rea | Reserved The value read from these bits is indeterminate. Do not set these bits. | | | | | | | |
| 0 | SPIX2 | SPI clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle. | | | | | | | | |
| Jote: 1 This control hit is validated when the CPU clock hit X2 is set: when X2 is low this hit | | | | | | | | | | |

Note: 1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit has no effect.

Reset Value = XXXX XXX0b



Power Monitor The POR/PFD function monitors the internal power-supply of the CPU core memories and the peripherals, and if needed, suspends their activity when the internal power supply falls below a safety threshold. This is achieved by applying an internal reset to them.

By generating the Reset the Power Monitor insures a correct start up when AT89C51CC03 is powered up.

Description In order to startup and maintain the microcontroller in correct operating mode, V_{CC} has to be stabilized in the V_{CC} operating range and the oscillator has to be stabilized with a nominal amplitude compatible with logic level VIH/VIL.

These parameters are controlled during the three phases: power-up, normal operation and power going down. See Figure 14.





Note: 1. Once XTAL1 high and low levels reach above and below VIH/VIL a 1024 clock period delay will extend the reset coming from the Power Fail Detect. If the power falls below the Power Fail Detect threshold level, the reset will be applied immediately.

The Voltage regulator generates a regulated internal supply for the CPU core the memories and the peripherals. Spikes on the external Vcc are smoothed by the voltage regulator.

The Power fail detect monitor the supply generated by the voltage regulator and generate a reset if this supply falls below a safety threshold as illustrated in the Figure 15.





| FM0 Memory Architecture | The Flash memory is made up of 4 blocks (see Figure 23): The memory array (user space) 64K Bytes The Extra Row The Hardware security bits The column latch registers |
|------------------------------|--|
| User Space | This space is composed of a 64K Bytes Flash memory organized in 512 pages of 128 Bytes. It contains the user's application code. |
| Extra Row (XRow) | This row is a part of FM0 and has a size of 128 Bytes. The extra row may contain infor- mation for boot loader usage. |
| Hardware security Byte (HSB) | The Hardware security Byte space is a part of FM0 and has a size of 1 byte. |

The 4 MSB can be read/written by software (from FM0 and , the 4 LSB can only be read by software and written by hardware in parallel mode.

H Hardware Security Byte (HSB)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------------|-----------------|--|---|---|----------------------------|------------------------------|--------|--|--|--|--|
| X2 | BLJB | - | - | - | LB2 | LB1 | LB0 | | | | |
| Bit Number | Bit Mnemonic | Description | Description | | | | | | | | |
| 7 | X2 | X2 Mode Programmed Unprogramme | X2 Mode Programmed (='0') to force X2 mode (6 clocks per instruction) after reset Unprogrammed to force X1 mode, Standard Mode, afetr reset (Default) | | | | | | | | |
| 6 | BLJB | Boot Loader When unprog -ENBOOT=0 -Start address When prograr -ENBOOT=1 -Start address | Boot Loader Jump Bit When unprogrammed (='1'), at the next reset : -ENBOOT=0 (see code space memory configuration) -Start address is 0000h (PC=0000h) When programmed (='0')at the nex reset: -ENBOOT=1 (see code space memory configuration) Start address is E800h (PC = E800h) | | | | | | | | |
| 5 | - | Reserved | | | | | | | | | |
| 4 | - | Reserved | | | | | | | | | |
| 3 | - | Reserved | | | | | | | | | |
| 2-0 | LB2-0 | General Mem Section "Flash | nory Lock Bit | t s (only progr rom Parallel Pr | ammable by rogramming", | programmer page 51 | tools) | | | | |

Column Latches

The column latches, also part of FM0, have a size of full page (128 Bytes). The column latches are the entrance buffers of the three previous memory locations (user array, XROW and Hardware security byte). The column latches are write only and can be accessed only from FM1 (boot mode) and from external memory

Cross Flash Memory Access Description

The FM0 memory can be program only from FM1. Programming FM0 from FM0 or from external memory is impossible.

The FM1 memory can be program only by parallel programming.

The Table show all software Flash access allowed.

FSTA Register

Table 14. FSTA Register

FSTA Register (S:D3h) Flash Status Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------------|-----------------|---|-------------|---|---|--------|-------|--|--|--|--|
| | | | | | | SEQERR | FLOAD | | | | |
| Bit Number | Bit Mnemonic | Description | Description | | | | | | | | |
| 7-2 | | unusesd | unusesd | | | | | | | | |
| 1 | SEQERR | Flash activation sequence error Set by hardware when the flash activation sequence(MOV FCON 5X and MOV FCON AX)is not correct (See Error Repport Section) Clear by software or clear by hardware if the last activation sequence was correct (previous error are canceled) | | | | | | | | | |
| 0 | FLOAD | Flash Colums latch loaded Set by hardware when the first data is loaded in the column latches. Clear by hardware when the activation sequence suceed (flash write sucess, or reset column latch success) | | | | | | | | | |

Reset Value= 0000 0000b

Mapping of the Memory Space By default, the user space is accessed by MOVC A, @DPTR instruction for read only. The column latches space is made accessible by setting the FPS bit in FCON register. Writing is possible from 0000h to FFFFh, address bits 6 to 0 are used to select an address within a page while bits 15 to 7 are used to select the programming address of the page.

Setting FPS bit takes precedence on the EXTRAM bit in AUXR register.

The other memory spaces (user, extra row, hardware security) are made accessible in the code segment by programming bits FMOD0 and FMOD1 in FCON register in accordance with Table 15. A MOVC instruction is then used for reading these spaces.

| FMOD1 | FMOD0 | FM0 Adressable space |
|-------|-------|--------------------------------|
| 0 | 0 | User (0000h-FFFFh) |
| 0 | 1 | Extra Row(FF80h-FFFFh) |
| 1 | 0 | Hardware Security Byte (0000h) |
| 1 | 1 | Column latches reset (note1) |

 Table 15.
 FM0 Blocks Select Bits

Notes: 1. The column latches reset is a new option introduced in the AT89C51AC3, and is not available in T89C51CC01/2

Launching Programming FPL3:0 bits in FCON register are used to secure the launch of programming. A specific sequence must be written in these bits to unlock the write protection and to launch the programming. This sequence is 5xh followed by Axh. Table 16 summarizes the memory spaces to program according to FMOD1:0 bits.





Sharing Instructions Table 19. Instructions shared

| Action | RAM | XRAM ERAM | EEPROM DATA | Boot FLASH | FM0 | Hardware Byte | XROW |
|--------|-----|--------------|----------------|---------------|-------|------------------|-------|
| Read | MOV | MOVX | MOVX | MOVC | MOVC | MOVC | MOVC |
| Write | MOV | MOVX | MOVX | - | by cl | by cl | by cl |

Note: by cl : using Column Latch

Table 20. Read MOVX A, @DPTR

| EEE bit in EECON Register | FPS in FCON Register | ENBOOT | EA | XRAM ERAM | EEPROM DATA | Flash Column Latch |
|---------------------------------|-------------------------|--------|----|--------------|----------------|--------------------------|
| 0 | 0 | Х | х | OK | | |
| 0 | 1 | Х | х | OK | | |
| 1 | 0 | Х | х | | OK | |
| 1 | 1 | Х | Х | OK | | |

Table 21. Write MOVX @DPTR,A

| EEE bit in EECON Register | FPS bit in FCON Register | ENBOOT | EA | XRAM ERAM | EEPROM Data | Flash Column Latch |
|---------------------------------|-----------------------------|--------|----|--------------|----------------|--------------------------|
| 0 | 0 | х | Х | OK | | |
| 0 | 1 | ~ | 1 | | | OK |
| 0 | | ^ | 0 | OK | | |
| 1 | 0 | х | Х | | OK | |
| 1 | | ~ | 1 | | | OK |
| I | I | ~ | 0 | OK | | |

<u>AIMEL</u>

| In-System Programming (ISP) | With the implementation of the User Space (FM0) and the Boot Space (FM1) in Flash technology the AT89C51AC3 allows the system engineer the development of applications with a very high level of flexibility. This flexibility is based on the possibility to alter the customer program at any stages of a product's life: Before assembly the 1st personalization of the product by programming in the FM0 and if needed also a customized Boot loader in the FM1. Atmel provide also a standard UART Boot loader by default. After assembling on the PCB in its final embedded position by serial mode via the UART | | | | | | |
|----------------------------------|--|--|--|--|--|--|--|
| | This In-System Programming (ISP) allows code modification over the total lifetime of the product. | | | | | | |
| | Besides the default Boot loader Atmel provide to the customer also all the needed Appli- cation-Programming-Interfaces (API) which are needed for the ISP. The API are located also in the Boot memory. | | | | | | |
| | This allow the customer to have a full use of the 64-Kbyte user memory. | | | | | | |
| Flash Programming and Erasure | There are three methods of programming the Flash memory: The Atmel bootloader located in FM1 is activated by the application. Low level API routines (located in FM1)will be used to program FM0. The interface used for serial downloading to FM0 is the UART. API can be called also by the user's bootloader located in FM0 at [SBV]00h. | | | | | | |
| | • A further method exists in activating the Atmel boot loader by hardware activation. | | | | | | |
| | • The FM0 can be programmed also by the parallel mode using a programmer. | | | | | | |
| | Figure 29. Flash Memory Mapping | | | | | | |
| | FFFFh Custom Boot Loader [SBV]00h | | | | | | |

64K Bytes

Flash memory

FM0

0000h

Boot Process

Software Boot Process Example

Many algorithms can be used for the software boot process. Before describing them, The description of the different flags and Bytes is given below:

FM1 mapped between F800h and FFFFh when API called



Serial I/O Port

The AT89C51AC3 I/O serial port is compatible with the I/O serial port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as a Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

Figure 31. Serial I/O Port Block Diagram



Framing Error Detection Framing bit error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register.

Figure 32. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register bit is set.

The software may examine the FE bit after each reception to check for data errors. Once set, only software or a reset clears the FE bit. Subsequently received frames with valid stop bits cannot clear the FE bit. When the FE feature is enabled, RI rises on the stop bit instead of the last data bit (See Figure 33. and Figure 34.).

60 **AT89C51AC3**

Mode 0 (13-bit Timer)

Mode 0 configures Timer 0 as an 13-bit Timer which is set up as an 8-bit Timer (TH0 register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register (see Figure 35). The upper three bits of TL0 register are indeterminate and should be ignored. Prescaler overflow increments TH0 register.

Figure 35. Timer/Counter x (x = 0 or 1) in Mode 0



Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade (see Figure 36). The selected input increments TL0 register.

Figure 36. Timer/Counter x (x = 0 or 1) in Mode 1 See the "Clock" section



Table 37. T2MOD Register

T2MOD (S:C9h) Timer 2 Mode Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------------|-----------------|---|--|-----------------------------------|----------------|---------------|------|--|--|--|
| - | - | - | - | - | - | T2OE | DCEN | | | |
| Bit Number | Bit Mnemonic | Description | | | | | | | | |
| 7 | - | Reserved The value rea | Reserved The value read from this bit is indeterminate. Do not set this bit. | | | | | | | |
| 6 | - | Reserved The value rea | Reserved The value read from this bit is indeterminate. Do not set this bit. | | | | | | | |
| 5 | - | Reserved The value rea | ad from this b | it is indetermi | nate. Do not s | set this bit. | | | | |
| 4 | - | Reserved The value rea | ad from this b | it is indetermi | nate. Do not s | set this bit. | | | | |
| 3 | - | Reserved The value rea | ad from this b | it is indetermi | nate. Do not s | set this bit. | | | | |
| 2 | - | Reserved The value rea | Reserved The value read from this bit is indeterminate. Do not set this bit. | | | | | | | |
| 1 | T2OE | Timer 2 Out Clear to prog Set to progra | Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output. | | | | | | | |
| 0 | DCEN | Down Count Clear to disa Set to enable | t er Enable bi ble timer 2 as e timer 2 as up | t up/down cou b/down counte | nter. er. | | | | | |

Reset Value = XXXX XX00b Not bit addressable

Table 38. TH2 Register

TH2 (S:CDh) Timer 2 High Byte Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|-----------------|--------------|----------|---|---|---|---|
| - | - | - | - | - | - | - | - |
| Bit Number | Bit Mnemonic | Description | | | | | |
| 7-0 | | High Byte of | Timer 2. | | | | |

Reset Value = 0000 0000b Not bit addressable





In a Master configuration, the \overline{SS} line can be used in conjunction with the MODF flag in the SPI Status register (SPSCR) to prevent multiple masters from driving MOSI and SCK (see Error conditions).

A high level on the \overline{SS} pin puts the MISO line of a Slave SPI in a high-impedance state.

The \overline{SS} pin could be used as a general-purpose if the following conditions are met:

- The device is configured as a Master and the SSDIS control bit in SPCON is set. This kind of configuration can be found when only one Master is driving the network and there is no way that the SS pin could be pulled low. Therefore, the MODF flag in the SPSCR will never be set⁽¹⁾.
- The Device is configured as a Slave with CPHA and SSDIS control bits set⁽²⁾. This kind of configuration can happen when the system includes one Master and one Slave only. Therefore, the device should always be selected and there is no reason that the Master uses the SS pin to select the communicating Slave device.
- Note: 1. Clearing SSDIS control bit does not clear MODF.
 - 2. Special care should be taken not to set SSDIS control bit when CPHA ='0' because in this mode, the \overline{SS} is used to start the transmission.

Baud Rate In Master mode, the baud rate can be selected from a baud rate generator which is controlled by three bits in the SPCON register: SPR2, SPR1 and SPR0.The Master clock is selected from one of seven clock rates resulting from the division of the internal clock by 4, 8, 16, 32, 64 or 128.

Table 46 gives the different clock rates selected by SPR2:SPR1:SPR0.

In Slave mode, the maximum baud rate allowed on the SCK input is limited to $F_{svs}/4$

| SPR2 | SPR1 | SPR0 | Clock Rate | Baud Rate Divisor (BD) |
|------|------|------|------------------------------|------------------------|
| 0 | 0 | 0 | Don't Use | No BRG |
| 0 | 0 | 1 | F _{CLK PERIPH} /4 | 4 |
| 0 | 1 | 0 | F _{CLK PERIPH} /8 | 8 |
| 0 | 1 | 1 | F _{CLK PERIPH} /16 | 16 |
| 1 | 0 | 0 | F _{CLK PERIPH} /32 | 32 |
| 1 | 0 | 1 | F _{CLK PERIPH} /64 | 64 |
| 1 | 1 | 0 | F _{CLK PERIPH} /128 | 128 |
| 1 | 1 | 1 | Don't Use No BRG | |

Table 46. SPI Master Baud Rate Selection

| Bit Number | Bit Mnemonic | Description |
|---------------|-----------------|---|
| 4 | MODF | Mode Fault - Set by hardware to indicate that the SS pin is in inappropriate logic level (in both master and slave modes). - Cleared by hardware when reading SPSCR When MODF error occurred: - In slave mode: SPI interface ignores all transmitted data while SS remains high. A new transmission is perform as soon as SS returns low. - In master mode: SPI interface is disabled (SPEN=0, see description for SPEN bit in SPCON register). |
| 3 | SPTE | Serial Peripheral Transmit register Empty - Set by hardware when transmit register is empty (if needed, SPDAT can be loaded with another data). - Cleared by hardware when transmit register is full (no more data should be loaded in SPDAT). |
| 2 | UARTM | Serial Peripheral UART mode Set and cleared by software: - Clear: Normal mode, data are transmitted MSB first (default) - Set: UART mode, data are transmitted LSB first. |
| 1 | SPTEIE | Interrupt Enable for SPTE Set and cleared by software: - Set to enable SPTE interrupt generation (when SPTE goes high, an interrupt is generated). - Clear to disable SPTE interrupt generation Caution: When SPTEIE is set no interrupt generation occurred when SPIF flag goes high. To enable SPIF interrupt again, SPTEIE should be cleared. |
| 0 | MODFIE | Interrupt Enable for MODF Set and cleared by software: - Set to enable MODF interrupt generation - Clear to disable MODF interrupt generation |

Reset Value = 00X0 XXXXb

Not Bit addressable



High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.

Figure 57. PCA High Speed Output Mode



Pulse Width Modulator Mode

All the PCA modules can be used as PWM outputs. The output frequency depends on the source for the PCA timer. All the modules will have the same output frequency because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than it, the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows the PWM to be updated without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

Interrupt System

Introduction

The Micro-controller has a total of 9 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (timers 0, 1 and 2), a serial port interrupt, a PCA, a timer overrun interrupt and an ADC. These interrupts are shown below.



Figure 63. Interrupt Control System





Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register. This register also contains a global disable bit which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the bit values and priority levels associated with each combination.

| IPH.x | IPL.x | Interrupt Level Priority |
|-------|-------|--------------------------|
| 0 | 0 | 0 (Lowest) |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 (Highest) |

Table 63. Priority Level Bit Values

A low-priority interrupt can be interrupted by a high priority interrupt but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of the higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, see Table 64.

| Interrupt Name | Interrupt Address Vector | Priority Number |
|---------------------------|--------------------------|-----------------|
| external interrupt (INT0) | 0003h | 1 |
| Timer0 (TF0) | 000Bh | 2 |
| external interrupt (INT1) | 0013h | 3 |
| Timer1 (TF1) | 001Bh | 4 |
| PCA (CF or CCFn) | 0033h | 5 |
| UART (RI or TI) | 0023h | 6 |
| Timer2 (TF2) | 002Bh | 7 |
| ADC (ADCI) | 0043h | 8 |
| SPI interrupt | 0053h | 9 |

Table 64. Interrupt priority Within level

Table 69. IPL0 Register

IPH0 (B7h) Interrupt High Priority Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|-----------------|---|---|-----------------------------------|--------------|------|------|
| - | РРСН | PT2H | PSH | PT1H | PX1H | РТОН | PX0H |
| Bit Number | Bit Mnemonic | Description | | | | | |
| 7 | - | Reserved The value rea | Reserved The value read from this bit is indeterminate. Do not set this bit. | | | | |
| 6 | РРСН | PCA Interru PPCH PPC 0 0 1 0 1 1 | pt Priority Le <u>Priority I</u> Lowest Highest | evel Most Sig evel priority | nificant bit | | |
| 5 | PT2H | Timer 2 Ove PT2H PT2 0 0 1 0 1 1 | rflow Interru <u>Priority I</u> Lowest Highest | pt High Prior <u>₋evel</u> | ity bit | | |
| 4 | PSH | Serial Port H PSH PS 0 0 1 0 1 1 | ligh Priority <u>Priority I</u> Lowest Highest | bit _evel | | | |
| 3 | PT1H | Timer 1 Ove PT1H PT1 0 0 1 0 1 1 | rflow Interru <u>Priority I</u> Lowest Highest | pt High Prior <u>.evel</u> | ity bit | | |
| 2 | PX1H | External Internation PX1H PX1 0 0 0 1 1 0 1 1 | errupt 1 High Priority I Lowest Highest | Priority bit _evel | | | |
| 1 | РТОН | Timer 0 Ove PT0H PT0 0 0 1 0 1 1 | rflow Interru <u>Priority I</u> Lowest Highest | pt High Prior <u>_evel</u> | ity bit | | |
| 0 | РХОН | External Internation PX0H PX0 0 0 0 1 1 0 1 1 | errupt 0 high Priority I Lowest Highest | priority bit <u>_evel</u> | | | |

Reset Value = X000 0000b





| Symbol | Туре | Standard Clock | X2 Clock | X parameter | Units |
|-------------------|------|-------------------|-----------|-------------|-------|
| T _{RLRH} | Min | 6 T - x | 3 T - x | 20 | ns |
| T _{WLWH} | Min | 6 T - x | 3 T - x | 20 | ns |
| T _{RLDV} | Max | 5 T - x | 2.5 T - x | 25 | ns |
| T _{RHDX} | Min | х | х | 0 | ns |
| T _{RHDZ} | Мах | 2 T - x | T - x | 20 | ns |
| T _{LLDV} | Max | 8 T - x | 4T -x | 40 | ns |
| T _{AVDV} | Max | 9 T - x | 4.5 T - x | 60 | ns |
| T _{LLWL} | Min | 3 T - x | 1.5 T - x | 25 | ns |
| T _{LLWL} | Max | 3 T + x | 1.5 T + x | 25 | ns |
| T _{AVWL} | Min | 4 T - x | 2 T - x | 25 | ns |
| T _{QVWX} | Min | T - x | 0.5 T - x | 15 | ns |
| Т _{QVWH} | Min | 7 T - x | 3.5 T - x | 25 | ns |
| T _{WHQX} | Min | T - x | 0.5 T - x | 10 | ns |
| T _{RLAZ} | Max | х | х | 0 | ns |
| T _{WHLH} | Min | T - x | 0.5 T - x | 15 | ns |
| T _{WHLH} | Max | T + x | 0.5 T + x | 15 | ns |

Table 78. AC Parameters for a Variable Clock

External Data Memory Write Cycle



External Data Memory Read Cycle



Serial Port Timing – Shift Register Mode

Table 79. Symbol Description (F = 40 MHz)

| Symbol | Parameter |
|-------------------|--|
| T _{XLXL} | Serial port clock cycle time |
| T _{QVHX} | Output data set-up to clock rising edge |
| T _{XHQX} | Output data hold after clock rising edge |
| T _{XHDX} | Input data hold after clock rising edge |
| T _{XHDV} | Clock rising edge to input data valid |

