



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9116feg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

532 Race Street Campbell, CA 95126-3432 Telephone: 408.558.8500

Fax: 408.558.8300 www.ZiLOG.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Document Disclaimer

© 2002 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

PS018501-1002



Table of Contents

Z86C91 Features
Pin Description
Pin Functions
Functional Description
Control Registers
Electrical Characteristics36Absolute Maximum Ratings36Standard Test Conditions36Capacitance37DC Electrical Characteristics37AC Electrical Characteristics39
Packaging
Ordering Information
Document Information
Customer Feedback Form50Z86C91 Product Specification50Customer Information50
Product Information
Problem Description or Suggestion



List of Figures

Figure 1.	Z86C91 Functional Block Diagram	3
Figure 2.	40-Pin DIP Pin Configuration	4
Figure 3.	44-Pin PQFP Pin Configuration	6
Figure 4.	44-Pin PLCC Configuration	8
Figure 5.	Port 0 Configuration]
Figure 6.	Port 1 Configuration	2
Figure 7.	Port 2 Configuration	3
Figure 8.	Port 3 Configuration	4
Figure 9.	Transmitted Data (No Parity)	4
Figure 10.	Transmitted Data (With Parity) 1	5
Figure 11.	Received Data (No Parity)	5
Figure 12.	Received Data (With Parity)	4
Figure 13.	Program Memory Map	8
Figure 14.	Data Memory Map	9
Figure 15.	Register File	2(
Figure 16.	Register Pointer Register	2]
Figure 17.	Register Pointer—Detail	2]
Figure 18.	Counter/Timer Block Diagram	23
Figure 19.	Interrupt Block Diagram	2.5
Figure 20.	Oscillator Configuration	26
Figure 21.	Serial I/O Register (F0h: Read/Write)	?
Figure 22.	Timer Mode Register (F1h: Read/Write)	3.5
Figure 23.	Counter Timer 1 Register (F2h: Read/Write)	3.5
Figure 24.	Prescaler 1 Register (F3h: Write Only)	29
Figure 25.	Counter/Timer 0 Register (F4h: Read/Write)	29
Figure 26.	Prescaler 0 Register (F5h: Write Only)	3(
Figure 27.	Port 2 Mode Register (F6h: Write Only)	3(
Figure 28.	Port 3 Mode Register (F7h: Write Only)	;]
Figure 29.	Port 0 and 1 Mode Register (F8h: Write Only)	32
Figure 30.	Interrupt Priority Register (F9h: Write Only)	13
Figure 31.	Interrupt Request Register (FAh: Read/Write)	33
Figure 32.	Interrupt Mask Register (FBh: Read/Write)	; ∠
Figure 33.	Flags Register (FCh: Read/Write)	; ∠
Figure 34.	Register Pointer Register (FDh: Read/Write)	35



vi

List of Tables

Table 1.	40-Pin DIP Pin Identification
Table 2.	44-Pin PQFP Pin Identification
Table 3.	44-Pin PLCC Configuration
Table 4.	Port 3 Pin Assignments
Table 5.	Absolute Maximum Ratings
Table 6.	DC Electrical Characteristics at Standard and External Temperatures 37
Table 7.	External I/O or Memory Read/Write Timing—Standard/Extended Tempera-
	ture
Table 8.	Clock Dependent Formulas
Table 9.	Additional Timing (Standard and Extended Temperature) 42
Table 10.	Handshake Timing (Standard and Extended Temperatures)
Table 11.	Ordering Information

- Six Vectored, Prioritized Interrupts from Eight Different Sources
- Two Programmable 8-Bit Counter/Timers, each with two 6-Bit Programmable Prescalers
- On-Chip Oscillator that accepts a Crystal, Ceramic Resonator, LC, or External Clock
- Two Standby Modes: STOP and HALT
- Auto Latches

ZiLOG

Functional Block Diagrams




Figure 1. Z86C91 Functional Block Diagram

Table 13. 44-Pin PQFP Pin Identification (Continued)

Pin #	Symbol	Function	Direction
29	$V_{\rm CC}$	Power Supply	Input
30	XTAL2	Crystal, Oscillator Clock	Output
31	XTAL1	Crystal, Oscillator Clock	Input
32	P37	Port 3, Bit 7	Output
33	P30	Port 3, Bit 0	Intput
34	RESET	Reset	Input
35	R/\overline{W}	Read/Write	Output
36	DS	Data Strobe	Output
37	ĀS	Address Strobe	Output
38	P35	Port 3, Bit 5	Output
39	GND	Ground	Output
40	P32	Port 3, Bit 2	Input
41-43	P00-P02	Port 0, Bits 0-2	Input/Output
44	GND	Ground	Output

Pin Functions

The following paragraphs describe the function of each available Z86C91 pin.

 \overline{DS} (output, active Low). The Data Strobe is activated one time for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of \overline{DS} . For WRITE operations, the falling edge of \overline{DS} indicates that output data is valid.

 $\overline{\text{AS}}$ (output, active Low). The Address Strobe is pulsed one time at the beginning of each machine cycle for external memory transfer. Address output is through Port 1 for all external programs. Memory address transfers are valid at the trailing edge of $\overline{\text{AS}}$. Under program control, $\overline{\text{AS}}$ is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and READ/WRITE.

XTAL1 (Crystal 1)Time-Based Oscillator Input. This pin connects a parallel-resonant crystal, ceramic resonator, LC network, or an external single-phase clock to the on-chip oscillatorand buffer.

XTAL2 (Crystal 2) Time-Based Oscillator Output. This pin connects a parallel-resonant crystal, ceramic resonant, LC network to the on-chip oscillator and buffer.

R/W (output, WRITE Low). The READ/WRITE signal is Low when the Z8 writes to external data memory.

 $\overline{\text{RESET}}$ (input, Low). To avoid asynchronous and noisy reset problems, the Z8 is equipped with a reset filter of four external XTAL clocks (4TpC). If the external $\overline{\text{RESET}}$ signal is less than 4TpC in duration, reset does not occur.

On the fifth clock after \overline{RESET} is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external \overline{RESET} , whichever is longer. During the reset cycle, \overline{DS} is held active Low while \overline{AS} cycles at a rate of TpC/2. When \overline{RESET} is deactivated, program execution begins at location 000Ch. Power-Up reset time must be held Low for 50 ms, or until V_{CC} is stable, whichever is longer.

Port 0 (P00–P07). Port 0 is an 8-bit, nibble programmable, bidirectional, TTL-compatible port. These eight I/O lines are configured under software control as a nibble I/O port (P03–P00 input/output and P07–P04 input/output), or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control DAV0 and RDY0. Handshake signal direction is dictated by the I/O direction (input or output) of Port 0 of the upper nibble P04–P07. The lower nibble must indicate the same direction as the upper nibble.


For external memory references, Port 1 provides address bits A7–A0 (lower nibble) and Port 0 provides address bits A15–A8 (upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 is programmed independently as I/O while the lower nibble is used for addressing. If one or

PS018501-1002 Pin Functions

both nibbles are required for I/O operation, they are configured by writing to the Port 01 mode register (P01M).

After a hardware RESET, Port 0 is configured as address lines A15–A8, and extended timing is set to accommodate slow memory access. The initialization routine can include reconfiguration to eliminate this extended timing mode.

Port 0 can be placed in a high-impedance state along with Port 1, \overline{AS} , \overline{DS} and R/\overline{W} , allowing the Z8 to share common resources in multiprocessor and DMA applications (Figure 5). A hardware RESET is required to exit this high-impedance state.






Figure 5. Port 0 Configuration

PS018501-1002 Pin Functions




Figure 13. Program Memory Map

Data Memory (\overline{DM}). The Z86C91addresses up to 64 KB of external data memory. External data memory may be included with, or separated from, the external program memory space. \overline{DM} , an optional I/O function that is programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 14). The state of the \overline{DM} signal is controlled by the type of instruction being executed. An LDC Op Code references PROGRAM (\overline{DM} inactive) memory, and an LDE instruction references data (\overline{DM} active Low) memory. The user must configure Port 3 Mode Register (P3M) bits D3 and D4 for this mode.




Figure 20. Oscillator Configuration

HALT. HALT turns off the internal CPU clock, but not the XTAL oscillation or the peripheral clock. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, and IRQ3 remain active. The devices are recovered by interrupts either externally or internally generated.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. The STOP mode is terminated by a reset, which causes the processor to restart the application program at location 000Ch.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. Therefore, the user must execute a NOP (Op Code = FFh) immediately before the appropriate sleep instruction. For example:

FF NOP ; clear the pipeline 6F STOP ; enter STOP mode

or

FF NOP ; clear the pipeline 7F HALT ; enter HALT mode




Figure 29. Port 0 and 1 Mode Register (F8h: Write Only)

Interrupt Priority Register. The Interrupt Priority Register, IPR, prioritizes interrupt functions and is shown in Figure 30.

ZiLOG




Figure 32. Interrupt Mask Register (FBh: Read/Write)

Flags Register

The CPU sets flags in the Flags Register, FLAGS, to allow the user to perform tests based on differing logical states. The FLAGS Register is shown in Figure 33.




Figure 33. Flags Register (FCh: Read/Write)

Register Pointer Register

The Register Pointer Register, RP, controls pointer functions in the working registers and is shown in Figure 34.

ZiLOG




Figure 34. Register Pointer Register (FDh: Read/Write)

Stack Pointer High Register

The Stack Pointer High Register, SPH, controls pointer functions in the upper byte when the external stack is used and is shown in Figure 35.




Figure 35. Stack Pointer Register (FEh: Read/Write)

Stack Pointer Low Register

The Stack Pointer Low Register, SPL, controls pointer functions in the lower byte and is shown in Figure 36.




Figure 36. Stack Pointer Register (FFh: Read/Write)

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than the Absolute Maximum Ratings listed in Table 16 may cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

Table 16. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
$V_{\rm CC}$	Supply Voltage ¹	-0.3	+7.0	V
T _{STO}	Storage Temperature	-65	+150	С
T _A	Operating Ambient Temperature		2	С

Notes:

- 1. Voltages on all pins with respect to GND.
- 2. See Ordering Information.

Standard Test Conditions

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 37).






Figure 37. Test Load Diagram

Capacitance

 T_A = 25°C, V_{CC} = GND = 0V, f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

DC Electrical Characteristics

Table 17. DC Electrical Characteristics at Standard and External Temperatures

		$T_A = 0$ °C to +70°C		$T_A = -40$ °C to $+105$ °C		Typical ²		
Sym	Parameter	Min	Max	Min	Max	@25°C	Units	Conditions
	Max Input Voltage		7		7		V	I _{IH} <200μA
V _{CH}	Clock Input High Voltage	3.8	V _{CC}	3.8	V_{CC}		V	Driven by External Clock Generator

Note:

- 1. All inputs driven to 0V, $V_{\mbox{\footnotesize{CC}}}$ and outputs floating.
- 2. $V_{CC} = 5.0V$

Table 18. External I/O or Memory READ/WRITE Timing—Standard/Extended **Temperature**

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Notes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2,3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2,3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1,2,3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2,3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
8 $T_DDSR(DR)$ \overline{DS} Fall to Read Data Req'd Valid7575ns9 $T_HDR(DS)$ Read Data to \overline{DS} Rise Hold Time00ns10 $T_DDS(A)$ \overline{DS} Rise to Address Active Delay5050ns11 $T_DDS(AS)$ \overline{DS} Rise to \overline{AS} Fall Delay3535ns12 $T_DR/W(AS)$ R/\overline{W} Valid to \overline{AS} Rise Delay2525ns13 $T_DDS(R/W)$ \overline{DS} Rise to R/\overline{W} Not Valid3535ns14 $T_DDW(DSW)$ WRITE Data Valid to \overline{DS} Fall2525ns15 $T_DDS(DW)$ \overline{DS} Rise to WRITE Data Not Valid3535ns15 $T_DDS(DW)$ \overline{DS} Rise to WRITE Data Not Valid3535ns	1,2,3
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1,2,3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1,2,3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2,3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2,3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2,3
	2,3
(WRITE) Delay 15 T _D DS(DW)	2,3
Delay	2,3
16 Tp A(DR) Address Valid to Read Data Reg'd 230 ns	2,3
Valid	1,2,3
$\overline{17}$ T _D AS(DS) \overline{AS} Rise to \overline{DS} Fall Delay 45 45 ns	2,3
18 $T_DDI(DS)$ Data Input Setup to \overline{DS} Rise 60 60 ns	1,2,3
	2,3

Notes:

- 1. When using extended memory timing add 2 TpC.
- Timing numbers provided are for minimum T_PC.
 See Clock Cycle Dependent Characteristics table

Table 19. Clock Dependent Formulas

Number	Symbol	Equation
1	T _D A(AS)	0.40 TpC + 0.32
2	T _D AS(A)	0.59 TpC - 3.25
3	$T_DAS(DR)$	2.38 TpC + 6.14
4	$T_{W}AS$	0.66 TpC -1.65
6	T_WDSR	2.33TpC - 10.56
7	T_WDSW	1.27 TpC + 1.67
8	$T_DDSR(DR)$	1.97 TpC - 42.5
10	$T_DDS(A)$	0.8 TpC
11	$T_DDS(AS)$	0.59 TpC - 3.14
12	$T_D R \overline{W}(AS)$	0.4 TpC
13	$T_DDS(R\overline{W})$	0.8 TpC - 15
14	$T_DDW(DSW)$	0.4 TpC
15	$T_DDS(DW)$	0.88 TpC - 19
16	$T_DA(DR)$	4 TpC - 20
17	T _D AS(DS)	0.91 TpC - 10.7
18	T _S DI(DS)	0.8 TpC - 10
19	T _D DM(AS)	0.9 TpC - 26.3






Figure 41. Output Handshake Timing

Table 21. Handshake Timing (Standard and Extended Temperatures)


			$T_A = 0^\circ$	C to +70°	$C T_A = -40$	0°C to +105°C	Data
No	Symbol	Parameter	Min	Max	Min	Max	Direction
1	T _S DI(DAV)	Data In Setup Time	0		0		Input
2	T _H DI(RDY)	Data In Hold Time 14:			145		Input
3	$T_{W}DAV$	Data Available Width	110		110		Input
4	T _D DAVI(RDY)	DAV Fall to RDY Fall Delay		115		115	Input
5	T _D DAVId(RDY)	DAV Out to DAV Fall Delay		115		115	Input
6	RDY0 _D (DAV)	RDY Rise to DAV Fall Delay	0		0		Input
7	T _D D0(DAV)	Data Out to DAV Fall Delay		ТрС		ТрС	Output
8	T _D DAV0(RDY)	DAV Fall to RDY Fall Delay 0			0		Output
9	T _D RDY0(DAV)	RDY Fall to DAV Rise Delay		115		115	Output
10	$T_{W}RDY$	RDY Width	110		110		Output
11	$T_DRDY0_D(DAV)$	RDY Rise to DAV Fall Delay		115		115	Output


>

Note: All timing references use 2.0V for a logic 1 and 0.8V for a logic 0.

Packaging

Figure 42 illustrates the 40-pin DIP package for the microcontroller devices.





SYMBOL	MILLIN	METER	INCH		
STWIDOL	MIN	MAX	MIN	MAX	
A1	0.51	1.02	.020	.040	
A2	3.18	3.94	.125	.155	
В	0.38	0.53	.015	.021	
B1	1.02	1.52	.040	.060	
С	0.23	0.38	.009	.015	
D	52.07	52.58	2.050	2.070	
E	15.24	15.75	.600	.620	
E1	13.59	14.22	.535	.560	
e	2.54 TYP		.100	TYP	
eA	15.49	16.76	.610	.660	
L	3.05	3.81	.120	.150	
Q1	1.40	1.91	.055	.075	
S	1.52	2.29	.060	.090	

CONTROLLING DIMENSIONS : INCH

Figure 42. 40-Pin DIP Package Diagram

PS018501-1002 Packaging