



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9116fsc00tr



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

532 Race Street
Campbell, CA 95126-3432
Telephone: 408.558.8500
Fax: 408.558.8300
www.ZiLOG.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Document Disclaimer

© 2002 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZILOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



Figure 35. Stack Pointer Register (FEh: Read/Write)	35
Figure 36. Stack Pointer Register (FFh: Read/Write)	35
Figure 37. Test Load Diagram	37
Figure 38. External I/O or Memory Read and Write Timing	39
Figure 39. Additional Timing	42
Figure 40. Input Handshake Timing	43
Figure 41. Output Handshake Timing	44
Figure 42. 40-Pin DIP Package Diagram	45
Figure 43. 44-Pin PLCC Package Diagram	46
Figure 44. 44-Pin PQFP Package Diagram	47



List of Tables

Table 1.	40-Pin DIP Pin Identification	4
Table 2.	44-Pin PQFP Pin Identification	6
Table 3.	44-Pin PLCC Configuration	8
Table 4.	Port 3 Pin Assignments	16
Table 5.	Absolute Maximum Ratings	36
Table 6.	DC Electrical Characteristics at Standard and External Temperatures	37
Table 7.	External I/O or Memory Read/Write Timing—Standard/Extended Temperature	40
Table 8.	Clock Dependent Formulas	41
Table 9.	Additional Timing (Standard and Extended Temperature)	42
Table 10.	Handshake Timing (Standard and Extended Temperatures)	44
Table 11.	Ordering Information	48

Functional Block Diagrams




Figure 1. Z86C91 Functional Block Diagram




Figure 3. 44-Pin PQFP Pin Configuration

Table 13. 44-Pin PQFP Pin Identification

Pin #	Symbol	Function	Direction
1-5	P03-P07	Port 0, Bits 3-7	Input/Output
6	GND	Ground	Output
7-14	P10-P17	Port 1, Bits 0-7	Input/Output
15	P34	Port 3, Bit 4	Output
16	P33	Port 3, Bit 3	Intput
17-21	P20-P24	Port 2, Bits 0-4	Input/Output
22	GND	Ground	Output
23-25	P25-P27	Port 2, Bits 5-7	Input/Output
26	P31	Port 3, Bit 1	Input
27	P36	Port 3, Bit 6	Output
28	GND	Ground	Output



Table 13. 44-Pin PQFP Pin Identification (Continued)

Pin #	Symbol	Function	Direction
29	V _{CC}	Power Supply	Input
30	XTAL2	Crystal, Oscillator Clock	Output
31	XTAL1	Crystal, Oscillator Clock	Input
32	P37	Port 3, Bit 7	Output
33	P30	Port 3, Bit 0	Input
34	$\overline{\text{RESET}}$	Reset	Input
35	R/ $\overline{\text{W}}$	Read/Write	Output
36	$\overline{\text{DS}}$	Data Strobe	Output
37	$\overline{\text{AS}}$	Address Strobe	Output
38	P35	Port 3, Bit 5	Output
39	GND	Ground	Output
40	P32	Port 3, Bit 2	Input
41-43	P00-P02	Port 0, Bits 0-2	Input/Output
44	GND	Ground	Output

Port 1 (P17–P10). Port 1 is an 8-bit, TTL-compatible port (Figure 6), with multiplexed Address (A7–A0) and Data (D7–D0) ports for interfacing external memory. If more than 256 external locations are required, Port 0 outputs the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} , and R/\overline{W} , allowing the Z8 to share common resources in multiprocessor and DMA applications (Figure 6). A hardware RESET is required to exit this high-impedance state.




Figure 6. Port 1 Configuration

Port 2 (P27–P20). Port 2 is an 8-bit programmable, bidirectional, TTL-compatible I/O port. These eight I/O lines are configured under software control as an input or output, independently or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port 2 is placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake control lines $\overline{\text{DAV2}}$ and RDY2. The handshake signal assignment for Port 3 lines P31 and P36 is dictated by the direction (input or output) assigned to P27 (Figure 7). After a RESET, Port 2 is configured as an input port. The Port 2 output portion of the circuit has open-drain as its default configuration.




Figure 7. Port 2 Configuration

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 9. Transmitted Data (No Parity)




Figure 10. Transmitted Data (With Parity)




Figure 11. Received Data (No Parity)




Figure 12. Received Data (With Parity)

Location		Identifiers
255	Stack Pointer (Bits 7-0)	SPL
254	Stack Pointer (Bits 15-8)	SPH
253	Register Pointer	RP
252	Program Control Flags	FLAGS
251	Interrupt Mask Register	IMR
250	Interrupt Request Register	IRQ
249	Interrupt Priority Register	IPR
248	Ports 0-1 Mode	P01M
247	Port 3 Mode	P3M
246	Port 2 Mode	P2M
245	T0 Prescaler	PRE0
244	Timer/Counter 0	T0
243	T1 Prescaler	PRE1
242	Timer/Counter 1	T1
241	Timer Mode	TMR
240	Serial I/O	SIO
239	General Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	Reserved
0	Port 0	P0

Figure 15. Register File



Note: Register Bank E0-EF is only accessed through working register and indirect addressing modes.




Figure 18. Counter/Timer Block Diagram



Interrupts. The Z8 has six different interrupts from eight different sources. These interrupts are maskable and prioritized. The 8 sources are divided as follows: 4 sources are claimed by Port 3 lines P33–P30, one in Serial Out, one in Serial In, and 2 are claimed by counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register

All interrupts are vectored through locations in Program Memory. When an interrupt request is granted, the interrupt machine cycle is activated. This resets the interrupt request flag and disables all of the subsequent interrupts, except Program Counter and Status Flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16 bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initiated interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ).

Nested interrupts are supported by enabling interrupts in the interrupt service routine.

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction.

When the device samples a valid interrupt request, the next 48TpC (external XTAL clock cycles) are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63rd TpC cycle following the external interrupt sample point.




Figure 20. Oscillator Configuration

HALT. HALT turns off the internal CPU clock, but not the XTAL oscillation or the peripheral clock. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, and IRQ3 remain active. The devices are recovered by interrupts either externally or internally generated.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. The STOP mode is terminated by a reset, which causes the processor to restart the application program at location 000Ch.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. Therefore, the user must execute a NOP (Op Code = FFh) immediately before the appropriate sleep instruction. For example:

```
FF  NOP    ; clear the pipeline
6F  STOP   ; enter STOP mode
```

or

```
FF  NOP    ; clear the pipeline
7F  HALT   ; enter HALT mode
```




Figure 30. Interrupt Priority Register (F9h: Write Only)

Interrupt Request Register

The Interrupt Request Register, IRQ, controls interrupt functions and is shown in Figure 31.




Figure 31. Interrupt Request Register (FAh: Read/Write)

Interrupt Mask Register

The Interrupt Mask Register, IMR, controls interrupt functions and is shown in Figure 32.




Figure 34. Register Pointer Register (FDh: Read/Write)

Stack Pointer High Register

The Stack Pointer High Register, SPH, controls pointer functions in the upper byte when the external stack is used and is shown in Figure 35.




Figure 35. Stack Pointer Register (FEh: Read/Write)

Stack Pointer Low Register

The Stack Pointer Low Register, SPL, controls pointer functions in the lower byte and is shown in Figure 36.




Figure 36. Stack Pointer Register (FFh: Read/Write)




Figure 37. Test Load Diagram

Capacitance

$T_A = 25^{\circ}\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$, $f = 1.0\text{ MHz}$, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

DC Electrical Characteristics

Table 17. DC Electrical Characteristics at Standard and External Temperatures

Sym	Parameter	$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$		$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$		Typical ² @25°C	Units	Conditions
		Min	Max	Min	Max			
	Max Input Voltage		7		7		V	$I_{IH} < 200\mu\text{A}$
V_{CH}	Clock Input High Voltage	3.8	V_{CC}	3.8	V_{CC}		V	Driven by External Clock Generator

Note:

1. All inputs driven to 0V, V_{CC} and outputs floating.
2. $V_{CC} = 5.0\text{V}$

AC Electrical Characteristics

Figure 38 illustrates the timing characteristics of the Z86C91MCU with respect to external input/output sources. See Table 18 for descriptions of the numbered timing parameters in the figure.




Figure 38. External I/O or Memory READ and WRITE Timing

Table 20. Additional Timing (Standard and Extended Temperature) (Continued)

			T _A = 0°C to +70°C T _A = -40°C to +105°C					
			16 MHz		16 MHz			
No	Sym	Parameter	Min	Max	Min	Max	Units	Notes
6	T _P T _{IN}	Timer Input Period	8T _P C		8T _P C			2
7	T _R T _{IN} , T _F T _{IN}	Timer Input Rise & Fall Timer	100		100		ns	2
8A	T _W IL	Interrupt Request Low Time	70		70		ns	2,4
8B	T _W IL	Interrupt Request Low Time	3T _P C		3T _P C			2,5
9	T _W IH	Interrupt Request Input High Time	3T _P C		3T _P C			2,3

Notes:

1. Clock timing references use 3.8V for a logic one and 0.8V for a logic 0.
2. Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.
3. Interrupt references request via Port 3.
4. The interrupt request via Port 3 (P31–P33).
5. The interrupt request via Port 3 (P30).




Figure 40. Input Handshake Timing




Figure 41. Output Handshake Timing

Table 21. Handshake Timing (Standard and Extended Temperatures)

No	Symbol	Parameter	$T_A = 0^\circ\text{C to } +70^\circ\text{C}$		$T_A = -40^\circ\text{C to } +105^\circ\text{C}$		Data Direction
			Min	Max	Min	Max	
1	$T_{SDI}(\overline{DAV})$	Data In Setup Time	0		0		Input
2	$T_{HDI}(\text{RDY})$	Data In Hold Time	145		145		Input
3	$T_W\overline{DAV}$	Data Available Width	110		110		Input
4	$T_{D\overline{DAVI}}(\text{RDY})$	\overline{DAV} Fall to RDY Fall Delay		115		115	Input
5	$T_{D\overline{DAVID}}(\text{RDY})$	\overline{DAV} Out to \overline{DAV} Fall Delay		115		115	Input
6	$\text{RDY}0_D(\overline{DAV})$	RDY Rise to \overline{DAV} Fall Delay	0		0		Input
7	$T_{D0}(\overline{DAV})$	Data Out to \overline{DAV} Fall Delay		T_{pC}		T_{pC}	Output
8	$T_{D\overline{DAV}0}(\text{RDY})$	\overline{DAV} Fall to RDY Fall Delay	0		0		Output
9	$T_{D\text{RDY}0}(\overline{DAV})$	RDY Fall to \overline{DAV} Rise Delay		115		115	Output
10	$T_W\text{RDY}$	RDY Width	110		110		Output
11	$T_{D\text{RDY}0_D}(\overline{DAV})$	RDY Rise to \overline{DAV} Fall Delay		115		115	Output



Note: All timing references use 2.0V for a logic 1 and 0.8V for a logic 0.




Figure 43. 44-Pin PLCC Package Diagram