



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.620", 15.75mm)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z86c9116pec">https://www.e-xfl.com/product-detail/zilog/z86c9116pec</a>



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

**ZiLOG Worldwide Headquarters**

532 Race Street  
Campbell, CA 95126-3432  
Telephone: 408.558.8500  
Fax: 408.558.8300  
[www.ZiLOG.com](http://www.ZiLOG.com)

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

**Document Disclaimer**

© 2002 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZILOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



# *Table of Contents*

Architectural Overview .....	1
Z86C91 Features .....	1
Pin Description .....	4
Pin Functions .....	10
Functional Description .....	17
Control Registers .....	27
Electrical Characteristics .....	36
Absolute Maximum Ratings .....	36
Standard Test Conditions .....	36
Capacitance .....	37
DC Electrical Characteristics .....	37
AC Electrical Characteristics .....	39
Packaging .....	45
Ordering Information .....	48
Part Number Description .....	48
Document Information .....	49
Document Number Description .....	49
Customer Feedback Form .....	50
Z86C91 Product Specification .....	50
Customer Information .....	50
Product Information .....	50
Return Information .....	50
Problem Description or Suggestion .....	50



## *List of Figures*

Figure 1.	Z86C91 Functional Block Diagram . . . . .	3
Figure 2.	40-Pin DIP Pin Configuration . . . . .	4
Figure 3.	44-Pin PQFP Pin Configuration . . . . .	6
Figure 4.	44-Pin PLCC Configuration . . . . .	8
Figure 5.	Port 0 Configuration . . . . .	11
Figure 6.	Port 1 Configuration . . . . .	12
Figure 7.	Port 2 Configuration . . . . .	13
Figure 8.	Port 3 Configuration . . . . .	14
Figure 9.	Transmitted Data (No Parity) . . . . .	15
Figure 10.	Transmitted Data (With Parity) . . . . .	15
Figure 11.	Received Data (No Parity) . . . . .	15
Figure 12.	Received Data (With Parity) . . . . .	15
Figure 13.	Program Memory Map . . . . .	18
Figure 14.	Data Memory Map . . . . .	19
Figure 15.	Register File . . . . .	20
Figure 16.	Register Pointer Register . . . . .	21
Figure 17.	Register Pointer—Detail . . . . .	21
Figure 18.	Counter/Timer Block Diagram . . . . .	23
Figure 19.	Interrupt Block Diagram . . . . .	25
Figure 20.	Oscillator Configuration . . . . .	26
Figure 21.	Serial I/O Register (F0h: Read/Write) . . . . .	27
Figure 22.	Timer Mode Register (F1h: Read/Write) . . . . .	28
Figure 23.	Counter Timer 1 Register (F2h: Read/Write) . . . . .	28
Figure 24.	Prescaler 1 Register (F3h: Write Only) . . . . .	29
Figure 25.	Counter/Timer 0 Register (F4h: Read/Write) . . . . .	29
Figure 26.	Prescaler 0 Register (F5h: Write Only) . . . . .	30
Figure 27.	Port 2 Mode Register (F6h: Write Only) . . . . .	30
Figure 28.	Port 3 Mode Register (F7h: Write Only) . . . . .	31
Figure 29.	Port 0 and 1 Mode Register (F8h: Write Only) . . . . .	32
Figure 30.	Interrupt Priority Register (F9h: Write Only) . . . . .	33
Figure 31.	Interrupt Request Register (FAh: Read/Write) . . . . .	33
Figure 32.	Interrupt Mask Register (FBh: Read/Write) . . . . .	34
Figure 33.	Flags Register (FCh: Read/Write) . . . . .	34
Figure 34.	Register Pointer Register (FDh: Read/Write) . . . . .	35



## *List of Tables*

Table 1.	40-Pin DIP Pin Identification .....	4
Table 2.	44-Pin PQFP Pin Identification .....	6
Table 3.	44-Pin PLCC Configuration .....	8
Table 4.	Port 3 Pin Assignments .....	16
Table 5.	Absolute Maximum Ratings .....	36
Table 6.	DC Electrical Characteristics at Standard and External Temperatures ....	37
Table 7.	External I/O or Memory Read/Write Timing—Standard/Extended Temperature .....	40
Table 8.	Clock Dependent Formulas .....	41
Table 9.	Additional Timing (Standard and Extended Temperature) .....	42
Table 10.	Handshake Timing (Standard and Extended Temperatures) .....	44
Table 11.	Ordering Information .....	48




Figure 3. 44-Pin PQFP Pin Configuration

Table 13. 44-Pin PQFP Pin Identification

Pin #	Symbol	Function	Direction
1-5	P03-P07	Port 0, Bits 3-7	Input/Output
6	GND	Ground	Output
7-14	P10-P17	Port 1, Bits 0-7	Input/Output
15	P34	Port 3, Bit 4	Output
16	P33	Port 3, Bit 3	Intput
17-21	P20-P24	Port 2, Bits 0-4	Input/Output
22	GND	Ground	Output
23-25	P25-P27	Port 2, Bits 5-7	Input/Output
26	P31	Port 3, Bit 1	Input
27	P36	Port 3, Bit 6	Output
28	GND	Ground	Output




Figure 4. 44-Pin PLCC Configuration


Table 14. 44-Pin PLCC Configuration

Pin #	Symbol	Function	Direction
1	V <sub>CC</sub>	Power Supply	Input
2	XTAL2	Crystal, Oscillator Clock	Output
3	XTAL1	Crystal, Oscillator Clock	Input
4	P37	Port 3, Pin 7	Output
5	P30	Port 3, Pin 0	Input
6	N/C	Not Connected	
7	RESET	Reset	Input
8	R/W	Read/Write	Output
9	DS	Data Strobe	Output
10	AS	Address Strobe	Output
11	P35	Port 3, Pin 5	Output
12	GND	Ground V <sub>SS</sub>	Output

both nibbles are required for I/O operation, they are configured by writing to the Port 01 mode register (P01M).

After a hardware RESET, Port 0 is configured as address lines A15–A8, and extended timing is set to accommodate slow memory access. The initialization routine can include reconfiguration to eliminate this extended timing mode.


Port 0 can be placed in a high-impedance state along with Port 1,  $\overline{AS}$ ,  $\overline{DS}$  and  $R/\overline{W}$ , allowing the Z8 to share common resources in multiprocessor and DMA applications (Figure 5). A hardware RESET is required to exit this high-impedance state.



**Figure 5. Port 0 Configuration**



**Port 2 (P27–P20).** Port 2 is an 8-bit programmable, bidirectional, TTL-compatible I/O port. These eight I/O lines are configured under software control as an input or output, independently or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port 2 is placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake control lines  $\overline{\text{DAV2}}$  and RDY2. The handshake signal assignment for Port 3 lines P31 and P36 is dictated by the direction (input or output) assigned to P27 (Figure 7). After a RESET, Port 2 is configured as an input port. The Port 2 output portion of the circuit has open-drain as its default configuration.



**Figure 7. Port 2 Configuration**



## Functional Description

The Z8 MCU incorporates the following functions that enhance the standard Z8<sup>®</sup> architecture and provide the user with increased design flexibility:

- Reset
- Program Memory
- Data Memory
- Working Register
- General-Purpose Registers
- Stack Pointer
- Counter/Timers
- Interrupts
- Clock
- HALT and STOP Modes
- Port Configuration Register

**RESET.** The device is reset in the following condition:

- External Reset

Automatic Power-On Reset circuitry is not built into this Z8. This Z8 requires an external reset circuit to reset upon power-up. The internal pull-up resistor is on the  $\overline{\text{RESET}}$  pin, so a pull-up resistor is not required; however, in a high-EMI (noisy) environment, it is recommended that a low-value pull-up resistor be used.

**Program Memory.** The Z86C91 can address up to 64 KB of external program memory. The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at external location 000Ch after reset. See Figure 13.

**General-Purpose Registers (GPR).** General-purpose registers are undefined after the device is powered up. These registers keep the most recent value after any RESET, as long as the RESET occurs in the  $V_{CC}$  voltage-specified operating range. General-purpose registers are not guaranteed to keep their most recent state from if  $V_{CC}$  drops below the minimum  $V_{CC}$  operating range.

**Stack Pointer.** The Z86C91 has a 16-bit Stack Pointer (SPH and SPL) used for the external stack, that resides anywhere in the data memory. An 8-bit Stack Pointer (SPL) is used for the internal stack that resides within the 236 general-purpose registers. Stack Pointer High (SPH) is used as a general-purpose register only when using an internal stack.

**Counter/Timers.** There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 17).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that is loaded into the counter. When both the counter and prescaler reach the end of the count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters are programmed to START, STOP, restart to CONTINUE, or restart from the initial value. The counters can also be programmed to STOP upon reaching 1 (SINGLE-PASS mode) or to automatically reload the initial value and continue counting (MODULO-N CONTINUOUS mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. Reading the prescalers returns the value FFh. The clock source for T1 is user-definable and is either the internal micro controller clock divide-by-four, or an external signal input through Port 3. The maximum frequency of the external timer signal is the XTAL clock signal divided by 8. The Timer Mode Register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or nonretriggerable, or as a gate input for the internal clock. Port 3 line P36 also serves as an output ( $T_{OUT}$ ) through which T0, T1, or the internal clock is output. The counter/timers are cascaded by connecting the T0 output to the input of T1.



**Interrupts.** The Z8 has six different interrupts from eight different sources. These interrupts are maskable and prioritized. The 8 sources are divided as follows: 4 sources are claimed by Port 3 lines P33–P30, one in Serial Out, one in Serial In, and 2 are claimed by counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register


All interrupts are vectored through locations in Program Memory. When an interrupt request is granted, the interrupt machine cycle is activated. This resets the interrupt request flag and disables all of the subsequent interrupts, except Program Counter and Status Flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16 bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initiated interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ).

Nested interrupts are supported by enabling interrupts in the interrupt service routine.

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction.

When the device samples a valid interrupt request, the next 48TpC (external XTAL clock cycles) are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63rd TpC cycle following the external interrupt sample point.



**Figure 19. Interrupt Block Diagram**

**Clock.** The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT-cut, 1MHz to 20 MHz maximum, with a series resistance (RS) of less than or equal to 100Ω when oscillating from 1 MHz to 16MHz.

The crystal should be connected across XTAL1 and XTAL2 using the oscillator manufacturer's recommended capacitor ( $10\text{ pF} < \text{CL} < 300\text{pF}$ ) from each pin to ground (Figure 20).

## Control Registers





Figure 21. Serial I/O Register (F0h: Read/Write)



**Caution:** The majority of the control registers are read/write. The rest of the control are write only. The write-only registers are not readable. Attempting to read write-only registers will result in reading non-valid data. Any attempt to use logical or boolean types of instructions on these registers may corrupt the contents in the registers involved. Emulator operations on these write-only registers also reflect what is found on the Z8 device.

**Prescaler 1 Register**


The Prescaler 1 Register, PRE1, controls clocking functions and is shown in Figure 24.



**Figure 24. Prescaler 1 Register (F3h: Write Only)**

**Counter/Timer 0 Register**

The Counter/Timer 0 Register, T0 is shown in Figure 25.



**Figure 25. Counter/Timer 0 Register (F4h: Read/Write)**

**Prescaler 0 Register**

The Prescaler 0 Register PRE0 controls clocking functions and is shown in Figure 26.




Figure 29. Port 0 and 1 Mode Register (F8h: Write Only)

**Interrupt Priority Register.** The Interrupt Priority Register, IPR, prioritizes interrupt functions and is shown in Figure 30.






Figure 32. Interrupt Mask Register (FBh: Read/Write)

Flags Register

The CPU sets flags in the Flags Register, FLAGS, to allow the user to perform tests based on differing logical states. The FLAGS Register is shown in Figure 33 .




Figure 33. Flags Register (FCh: Read/Write)

Register Pointer Register

The Register Pointer Register, RP, controls pointer functions in the working registers and is shown in Figure 34.

**Table 17. DC Electrical Characteristics at Standard and External Temperatures (Continued)**

Sym	Parameter	T <sub>A</sub> = 0°C to +70°C		T <sub>A</sub> = -40°C to +105°C		Typical <sup>2</sup> @25°C	Units	Conditions
		Min	Max	Min	Max			
V <sub>CL</sub>	Clock Input Low Voltage	-0.3	0.8	-0.3	0.8		V	Driven by External Clock Generator
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>		V	
V <sub>IL</sub>	Input Low Voltage	-0.3	0.8	-0.3	0.8		V	
V <sub>OH</sub>	Output High Voltage	2.4		2.4			V	I <sub>OH</sub> = -2.0 mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> -100mV		V <sub>CC</sub> -100mV			V	I <sub>OH</sub> = -100 µA
V <sub>OL</sub>	Output Low Voltage		0.4		0.4		V	I <sub>OH</sub> = +2 mA
V <sub>RH</sub>	Reset Input High Voltage	3.8	V <sub>CC</sub>	3.8	V <sub>CC</sub>		V	
V <sub>RL</sub>	Reset Input Low Voltage	-0.3	0.8	-0.3	0.8		V	
I <sub>IL</sub>	Input Leakage	-2	2	-2	2		µA	Test at 0V, V <sub>CC</sub>
I <sub>OL</sub>	Output Leakage	-2	2	-2	2		µA	Test at 0V, V <sub>CC</sub>
I <sub>IR</sub>	Reset Input Current		-80		-80		µA	V <sub>RL</sub> =0V
I <sub>CC</sub>	Supply Current		35		35	24	mA	@ 16 MHz <sup>(1)</sup>
I <sub>CC1</sub>	Standby Current		7		7	4.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 16 MHz
I <sub>CC2</sub>	Standby Current		10		10	1	µA	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> ( <sup>1</sup> )
I <sub>ALL</sub>	Autolatch Low Current	-10	10	-14	14		µA	

Note:

1. All inputs driven to 0V, V<sub>CC</sub> and outputs floating.
2. V<sub>CC</sub> = 5.0V

AC Electrical Characteristics

Figure 38 illustrates the timing characteristics of the Z86C91MCU with respect to external input/output sources. See Table 18 for descriptions of the numbered timing parameters in the figure.




Figure 38. External I/O or Memory READ and WRITE Timing



**Table 19. Clock Dependent Formulas**

Number	Symbol	Equation
1	$T_{DA}(AS)$	$0.40 T_{pC} + 0.32$
2	$T_{DAS}(A)$	$0.59 T_{pC} - 3.25$
3	$T_{DAS}(DR)$	$2.38 T_{pC} + 6.14$
4	$T_{WAS}$	$0.66 T_{pC} - 1.65$
6	$T_{WDSR}$	$2.33 T_{pC} - 10.56$
7	$T_{WDSW}$	$1.27 T_{pC} + 1.67$
8	$T_{DDSR}(DR)$	$1.97 T_{pC} - 42.5$
10	$T_{DDS}(A)$	$0.8 T_{pC}$
11	$T_{DDS}(AS)$	$0.59 T_{pC} - 3.14$
12	$T_{DR\overline{W}}(AS)$	$0.4 T_{pC}$
13	$T_{DDS}(R\overline{W})$	$0.8 T_{pC} - 15$
14	$T_{DDW}(DSW)$	$0.4 T_{pC}$
15	$T_{DDS}(DW)$	$0.88 T_{pC} - 19$
16	$T_{DA}(DR)$	$4 T_{pC} - 20$
17	$T_{DAS}(DS)$	$0.91 T_{pC} - 10.7$
18	$T_{SDI}(DS)$	$0.8 T_{pC} - 10$
19	$T_{DDM}(AS)$	$0.9 T_{pC} - 26.3$

### Additional Timing

Figure 39 illustrates the timing characteristics of the Z86C91 MCU with respect to system clock functions. See Table 20 for descriptions of the numbered timing parameters in the figure.




Figure 39. Additional Timing

Table 20. Additional Timing (Standard and Extended Temperature)

		$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$					
		16 MHz		16 MHz			
No	Sym	Parameter		Min	Max	Units	Notes
1	$T_{PC}$	Input Clock Period		62.5	1000	ns	1
2	$T_{RC}, T_{FC}$	Clock Input Rise & Fall Times			10	ns	1
3	$T_{WC}$	Input Clock Width		25	25	ns	1
4	$T_{WTINL}$	Timer Input Low Width		75	75	ns	2
5	$T_{WTINH}$	Timer Input High Width		$3T_{PC}$	$3T_{PC}$		2

Notes:

1. Clock timing references use 3.8V for a logic one and 0.8V for a logic 0.
2. Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.
3. Interrupt references request via Port 3.
4. The interrupt request via Port 3 (P31–P33).
5. The interrupt request via Port 3 (P30).