



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.620", 15.75mm)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z86c9116psc">https://www.e-xfl.com/product-detail/zilog/z86c9116psc</a>



# *Table of Contents*

Architectural Overview .....	1
Z86C91 Features .....	1
Pin Description .....	4
Pin Functions .....	10
Functional Description .....	17
Control Registers .....	27
Electrical Characteristics .....	36
Absolute Maximum Ratings .....	36
Standard Test Conditions .....	36
Capacitance .....	37
DC Electrical Characteristics .....	37
AC Electrical Characteristics .....	39
Packaging .....	45
Ordering Information .....	48
Part Number Description .....	48
Document Information .....	49
Document Number Description .....	49
Customer Feedback Form .....	50
Z86C91 Product Specification .....	50
Customer Information .....	50
Product Information .....	50
Return Information .....	50
Problem Description or Suggestion .....	50




Figure 4. 44-Pin PLCC Configuration

Table 14. 44-Pin PLCC Configuration

Pin #	Symbol	Function	Direction
1	V <sub>CC</sub>	Power Supply	Input
2	XTAL2	Crystal, Oscillator Clock	Output
3	XTAL1	Crystal, Oscillator Clock	Input
4	P37	Port 3, Pin 7	Output
5	P30	Port 3, Pin 0	Input
6	N/C	Not Connected	
7	RESET	Reset	Input
8	R/W	Read/Write	Output
9	DS	Data Strobe	Output
10	AS	Address Strobe	Output
11	P35	Port 3, Pin 5	Output
12	GND	Ground V <sub>SS</sub>	Output

**Table 14. 44-Pin PLCC Configuration (Continued)**

Pin #	Symbol	Function	Direction
13	P32	Port 3, Pin 2	Input
14-16	P00-P02	Port 0, Pins 0-2	Input/Output
17	GND	Ground	Output
18-22	P03-P07	Port 0, Pins 3-7	Input/Output
23-27	P10-P14	Port 1, Pins 0-4	Input/Output
28	N/C	Not Connected	
29-31	P15-P17	Port 1, Pins 5-7	Input/Output
32	P34	Port 3, Pin 4	Output
33	P33	Port 3, Pin 3	Input
34-38	P20-P24	Port 2, Pins 0-4	Input/Output
39	N/C	Not Connected	
40-42	P25-P27	Port 2, Pins 5-7	Input/Output
43	P31	Port 3, Pin 1	Input
44	P36	Port 3, Pin 6	Output

## Pin Functions

The following paragraphs describe the function of each available Z86C91 pin.

**$\overline{DS}$  (output, active Low).** The Data Strobe is activated one time for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of  $\overline{DS}$ . For WRITE operations, the falling edge of  $\overline{DS}$  indicates that output data is valid.

**$\overline{AS}$  (output, active Low).** The Address Strobe is pulsed one time at the beginning of each machine cycle for external memory transfer. Address output is through Port 1 for all external programs. Memory address transfers are valid at the trailing edge of  $\overline{AS}$ . Under program control,  $\overline{AS}$  is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and READ/WRITE.

**XTAL1 (Crystal 1) Time-Based Oscillator Input.** This pin connects a parallel-resonant crystal, ceramic resonator, LC network, or an external single-phase clock to the on-chip oscillator and buffer.

**XTAL2 (Crystal 2) Time-Based Oscillator Output.** This pin connects a parallel-resonant crystal, ceramic resonator, LC network to the on-chip oscillator and buffer.

**$R/\overline{W}$  (output, WRITE Low).** The READ/WRITE signal is Low when the Z8 writes to external data memory.

**$\overline{RESET}$  (input, Low).** To avoid asynchronous and noisy reset problems, the Z8 is equipped with a reset filter of four external XTAL clocks (4TpC). If the external  $\overline{RESET}$  signal is less than 4TpC in duration, reset does not occur.


On the fifth clock after  $\overline{RESET}$  is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external  $\overline{RESET}$ , whichever is longer. During the reset cycle,  $\overline{DS}$  is held active Low while  $\overline{AS}$  cycles at a rate of TpC/2. When  $\overline{RESET}$  is deactivated, program execution begins at location 000Ch. Power-Up reset time must be held Low for 50 ms, or until  $V_{CC}$  is stable, whichever is longer.

**Port 0 (P00–P07).** Port 0 is an 8-bit, nibble programmable, bidirectional, TTL-compatible port. These eight I/O lines are configured under software control as a nibble I/O port (P03–P00 input/output and P07–P04 input/output), or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control  $\overline{DAV0}$  and RDY0. Handshake signal direction is dictated by the I/O direction (input or output) of Port 0 of the upper nibble P04–P07. The lower nibble must indicate the same direction as the upper nibble.

For external memory references, Port 1 provides address bits A7–A0 (lower nibble) and Port 0 provides address bits A15–A8 (upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 is programmed independently as I/O while the lower nibble is used for addressing. If one or


**Port 1 (P17–P10).** Port 1 is an 8-bit, TTL-compatible port (Figure 6), with multiplexed Address (A7–A0) and Data (D7–D0) ports for interfacing external memory. If more than 256 external locations are required, Port 0 outputs the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0,  $\overline{AS}$ ,  $\overline{DS}$ , and  $R/\overline{W}$ , allowing the Z8 to share common resources in multiprocessor and DMA applications (Figure 6). A hardware RESET is required to exit this high-impedance state.



**Figure 6. Port 1 Configuration**

**Port 3 (P37–P30).** Port 3 is an 8-bit, TTL-compatible port, with four fixed inputs (P33–P30) and four fixed outputs (P34–P37). Port 3 is configured under software control for Input/Output, Counter/Timers, interrupt, UART, port handshake, and data Memory functions. Port 3, when used as serial I/O are programmed as serial in and serial out respectively (Figure 8).



**Figure 8. Port 3 Configuration**

For interrupt functions, Port 3 inputs are falling-edge interrupt inputs. Access to Counter/Timer 1 is made through P31 ( $T_{IN}$ ) and P36 ( $T_{OUT}$ ). Handshake lines for Ports 0, 1, and 2 are available on P31 through P36.

Port 3 also provides the following control functions: handshake for Ports 0, 1, and 2 ( $\overline{DAV}$  and  $RDY$ ); four external interrupt request signals ( $IRQ3$ – $IRQ0$ ); timer input and output signals ( $T_{IN}$  and  $T_{OUT}$ ); Data Memory Select.

P34 output is software-programmed to function as a Data Memory Select ( $\overline{DM}$ ). The Port 3 Mode Register (P3M) bit D3,D4 selects this function. When accessing external data memory, P34 goes active Low; when accessing external program memory, P34 goes High.

An onboard UART is enabled by software setting bit D5 of the Port 3 Mode Register P3M. When enabled, P30 is the receive input and P37 is the transmit output.

Port 3, lines P30 and P37 are programmed as serial I/O for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer0.

The Z8 automatically adds a start bit and two stop bits to transmitted data. Serial Data formats are shown in Figure 9 and Figure 10. Odd parity is also available by setting bit D7 in the P3M register. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request ( $IRQ4$ ) is generated on all transmitted characters.

## Functional Description

The Z8 MCU incorporates the following functions that enhance the standard Z8<sup>®</sup> architecture and provide the user with increased design flexibility:

- Reset
- Program Memory
- Data Memory
- Working Register
- General-Purpose Registers
- Stack Pointer
- Counter/Timers
- Interrupts
- Clock
- HALT and STOP Modes
- Port Configuration Register

**RESET.** The device is reset in the following condition:

- External Reset

Automatic Power-On Reset circuitry is not built into this Z8. This Z8 requires an external reset circuit to reset upon power-up. The internal pull-up resistor is on the  $\overline{\text{RESET}}$  pin, so a pull-up resistor is not required; however, in a high-EMI (noisy) environment, it is recommended that a low-value pull-up resistor be used.

**Program Memory.** The Z86C91 can address up to 64 KB of external program memory. The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at external location 000Ch after reset. See Figure 13.






Figure 13. Program Memory Map

**Data Memory ( $\overline{DM}$ ).** The Z86C91 addresses up to 64 KB of external data memory. External data memory may be included with, or separated from, the external program memory space.  $\overline{DM}$ , an optional I/O function that is programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 14). The state of the  $\overline{DM}$  signal is controlled by the type of instruction being executed. An LDC Op Code references PROGRAM ( $\overline{DM}$  inactive) memory, and an LDE instruction references data ( $\overline{DM}$  active Low) memory. The user must configure Port 3 Mode Register (P3M) bits D3 and D4 for this mode.




Figure 16. Register Pointer Register




Figure 17. Register Pointer—Detail



**Interrupts.** The Z8 has six different interrupts from eight different sources. These interrupts are maskable and prioritized. The 8 sources are divided as follows: 4 sources are claimed by Port 3 lines P33–P30, one in Serial Out, one in Serial In, and 2 are claimed by counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register


All interrupts are vectored through locations in Program Memory. When an interrupt request is granted, the interrupt machine cycle is activated. This resets the interrupt request flag and disables all of the subsequent interrupts, except Program Counter and Status Flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16 bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initiated interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ).

Nested interrupts are supported by enabling interrupts in the interrupt service routine.

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction.

When the device samples a valid interrupt request, the next 48TpC (external XTAL clock cycles) are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63rd TpC cycle following the external interrupt sample point.



**Figure 20. Oscillator Configuration**

**HALT.** HALT turns off the internal CPU clock, but not the XTAL oscillation or the peripheral clock. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, and IRQ3 remain active. The devices are recovered by interrupts either externally or internally generated.

**STOP.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. The STOP mode is terminated by a reset, which causes the processor to restart the application program at location 000Ch.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. Therefore, the user must execute a NOP (Op Code = FFh) immediately before the appropriate sleep instruction. For example:

```
FF  NOP    ; clear the pipeline
6F  STOP   ; enter STOP mode
```

or

```
FF  NOP    ; clear the pipeline
7F  HALT   ; enter HALT mode
```




Figure 26. Prescaler 0 Register (F5h: Write Only)

Port 2 Mode Register

The Port 2 Mode Register, P2M, controls Port 2 I/O functions and is shown in Figure 27.




Figure 27. Port 2 Mode Register (F6h: Write Only)

Port 3 Mode Register

The Port 3 Mode Register P3M controls Port 3 I/O functions and is shown in Figure 28.




Figure 30. Interrupt Priority Register (F9h: Write Only)

Interrupt Request Register

The Interrupt Request Register, IRQ, controls interrupt functions and is shown in Figure 31.




Figure 31. Interrupt Request Register (FAh: Read/Write)

Interrupt Mask Register

The Interrupt Mask Register, IMR, controls interrupt functions and is shown in Figure 32.




Figure 32. Interrupt Mask Register (FBh: Read/Write)

Flags Register

The CPU sets flags in the Flags Register, FLAGS, to allow the user to perform tests based on differing logical states. The FLAGS Register is shown in Figure 33 .




Figure 33. Flags Register (FCh: Read/Write)

Register Pointer Register

The Register Pointer Register, RP, controls pointer functions in the working registers and is shown in Figure 34.

**Table 18. External I/O or Memory READ/WRITE Timing—Standard/Extended Temperature**

No	Symbol	Parameter	T <sub>A</sub> = -0°C to 70°C @ 16 MHz		T <sub>A</sub> = -40°C to 105°C @ 16 MHz		Units	Notes
			Min	Max	Min	Max		
1	T <sub>DA</sub> (AS)	Address Valid to $\overline{AS}$ Rise Delay	25		25		ns	2,3
2	T <sub>DA</sub> (A)	$\overline{AS}$ Rise to Address Float Delay	35		35		ns	2,3
3	T <sub>DA</sub> (DR)	$\overline{AS}$ Rise to Read Data Req'd Valid		180		180	ns	1,2,3
4	T <sub>WA</sub>	$\overline{AS}$ Low Width	40		40		ns	2,3
5	T <sub>DA</sub> (DS)	Address Float to $\overline{DS}$ Fall	0		0		ns	
6	T <sub>WDSR</sub>	$\overline{DS}$ (Read) Low Width	135		135		ns	1,2,3
7	T <sub>WDSW</sub>	$\overline{DS}$ (WRITE) Low Width	80		80		ns	1,2,3
8	T <sub>DSR</sub> (DR)	$\overline{DS}$ Fall to Read Data Req'd Valid		75		75	ns	1,2,3
9	T <sub>HDR</sub> (DS)	Read Data to $\overline{DS}$ Rise Hold Time	0		0		ns	2,3
10	T <sub>DS</sub> (A)	$\overline{DS}$ Rise to Address Active Delay	50		50		ns	2,3
11	T <sub>DS</sub> (AS)	$\overline{DS}$ Rise to $\overline{AS}$ Fall Delay	35		35		ns	2,3
12	T <sub>DR/W</sub> (AS)	R/ $\overline{W}$ Valid to $\overline{AS}$ Rise Delay	25		25		ns	2,3
13	T <sub>DS</sub> (R/W)	$\overline{DS}$ Rise to R/ $\overline{W}$ Not Valid	35		35		ns	2,3
14	T <sub>DW</sub> (DSW)	WRITE Data Valid to $\overline{DS}$ Fall (WRITE) Delay	25		25		ns	2,3
15	T <sub>DS</sub> (DW)	$\overline{DS}$ Rise to WRITE Data Not Valid Delay	35		35		ns	2,3
16	T <sub>DA</sub> (DR)	Address Valid to Read Data Req'd Valid		230		230	ns	1,2,3
17	T <sub>DA</sub> (DS)	$\overline{AS}$ Rise to $\overline{DS}$ Fall Delay	45		45		ns	2,3
18	T <sub>DI</sub> (DS)	Data Input Setup to $\overline{DS}$ Rise	60		60		ns	1,2,3
19	T <sub>DM</sub> (AS)	$\overline{DM}$ Valid to $\overline{AS}$ Rise Delay	30		30		ns	2,3

Notes:

1. When using extended memory timing add 2 TpC.
2. Timing numbers provided are for minimum TpC.
3. See Clock Cycle Dependent Characteristics table



### Additional Timing

Figure 39 illustrates the timing characteristics of the Z86C91 MCU with respect to system clock functions. See Table 20 for descriptions of the numbered timing parameters in the figure.




Figure 39. Additional Timing

Table 20. Additional Timing (Standard and Extended Temperature)

		$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $T_A = -40^\circ\text{C to } +105^\circ\text{C}$					
		16 MHz		16 MHz			
No	Sym	Parameter		Min	Max	Units	Notes
1	$T_{pC}$	Input Clock Period		62.5	1000	ns	1
2	$T_{RC}, T_{FC}$	Clock Input Rise & Fall Times			10	ns	1
3	$T_{WC}$	Input Clock Width		25	25	ns	1
4	$T_{WTINL}$	Timer Input Low Width		75	75	ns	2
5	$T_{WTINH}$	Timer Input High Width		$3T_{pC}$	$3T_{pC}$		2

Notes:

1. Clock timing references use 3.8V for a logic one and 0.8V for a logic 0.
2. Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.
3. Interrupt references request via Port 3.
4. The interrupt request via Port 3 (P31–P33).
5. The interrupt request via Port 3 (P30).

Packaging

Figure 42 illustrates the 40-pin DIP package for the microcontroller devices.




Figure 42. 40-Pin DIP Package Diagram





Figure 43. 44-Pin PLCC Package Diagram



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.05	0.25	.002	.010
A2	2.00	2.25	.078	.089
b	0.25	0.45	.010	.018
c	0.13	0.20	.005	.008
HD	13.70	14.15	.539	.557
D	9.90	10.10	.390	.398
HE	13.70	14.15	.539	.557
E	9.90	10.10	.390	.398
[e]	0.80 BSC		.0315 BSC	
L	0.60	1.20	.024	.047

NOTES:  
1. CONTROLLING DIMENSIONS : MILLIMETER  
2. LEAD COPLANARITY : MAX  $\frac{.10}{.004}$

Figure 44. 44-Pin PQFP Package Diagram



## Document Information

### Document Number Description

The Document Control Number that appears in the footer of each page of this document contains unique identifying attributes, as indicated in the following table:

PS	Product Specification
0185	Unique Document Number
01	Revision Number
0802	Month and Year Published