# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	4MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	2KB (1K x 16)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	128 × 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at90s2313-4sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **General Purpose Register File**

Figure 6 shows the structure of the 32 general purpose registers in the CPU.

#### Figure 6. AVR CPU General Purpose Working Registers

	7	0	Addr.	
	R0		\$00	
	R1		\$01	
	R2		\$02	
	R13		\$0D	
General	R14		\$0E	
Purpose	R15		\$0F	
Working	R16		\$10	
Registers	R17		\$11	
	R26		\$1A	X-register Low Byte
	R27		\$1B	X-register High Byte
	R28		\$1C	Y-register Low Byte
	R29		\$1D	Y-register High Byte
	R30		\$1E	Z-register Low Byte
	R31		\$1F	Z-register High Byte

All the register operating instructions in the instruction set have direct and single-cycle access to all registers. The only exception is the five constant arithmetic and logic instructions SBCI, SUBI, CPI, ANDI, ORI between a constant and a register and the LDI instruction for load immediate constant data. These instructions apply to the second half of the registers in the Register File (R16..R31). The general SBC, SUB, CP, AND, OR, and all other operations between two registers or on a single register apply to the entire Register File.

As shown in Figure 6, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user Data Space. Although the Register File is not physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-registers can be set to index any register in the file.

X-register, Y-register, and Z-The registers R26..R31 have some added functions to their general purpose usage. register These registers are the address pointers for indirect addressing of the Data Space. The three indirect address registers X, Y and Z are defined in Figure 7.

0 15 0 7 X-register 0 R27 (\$1B) R26 (\$1A) 15 Λ Y-register 0 7 0 R29 (\$1D) R28 (\$1C) 15 0 Z-register 0 7 0 R31 (\$1F) R30 (\$1E)

Figure 7. X-, Y-, and Z-Registers

### AT90S2313



#### Figure 22. On-chip Data SRAM Access Cycles

### I/O Memory

The I/O space definition of the AT90S2313 is shown in Table 1.

Table 1. AT90S2313 I/O Space<sup>(1)</sup>

Address Hex	Name	Function
\$3F (\$5F)	SREG	Status Register
\$3D (\$5D)	SPL	Stack Pointer Low
\$3B (\$5B)	GIMSK	General Interrupt MaSK Register
\$3A (\$5A)	GIFR	General Interrupt Flag Register
\$39 (\$59)	TIMSK	Timer/Counter Interrupt MaSK Register
\$38 (\$58)	TIFR	Timer/Counter Interrupt Flag Register
\$35 (\$55)	MCUCR	MCU general Control Register
\$33 (\$53)	TCCR0	Timer/Counter 0 Control Register
\$32 (\$52)	TCNT0	Timer/Counter 0 (8-bit)
\$2F (\$4F)	TCCR1A	Timer/Counter 1 Control Register A
\$2E (\$4E)	TCCR1B	Timer/Counter 1 Control Register B
\$2D (\$4D)	TCNT1H	Timer/Counter 1 High Byte
\$2C (\$4C)	TCNT1L	Timer/Counter 1 Low Byte
\$2B (\$4B)	OCR1AH	Output Compare Register 1 High Byte
\$2A (\$4A)	OCR1AL	Output Compare Register 1 Low Byte
\$25 (\$45)	ICR1H	T/C 1 Input Capture Register High Byte
\$24 (\$44)	ICR1L	T/C 1 Input Capture Register Low Byte
\$21 (\$41)	WDTCR	Watchdog Timer Control Register
\$1E (\$3E)	EEAR	EEPROM Address Register
\$1D (\$3D)	EEDR	EEPROM Data Register
\$1C (\$3C)	EECR	EEPROM Control Register
\$18 (\$38)	PORTB	Data Register, Port B
\$17 (\$37)	DDRB	Data Direction Register, Port B
\$16 (\$36)	PINB	Input Pins, Port B





# Reset and Interrupt Handling

The AT90S2313 provides 10 different interrupt sources. These interrupts and the separate Reset Vector each have a separate Program Vector in the program memory space. All the interrupts are assigned individual enable bits that must be set (one) together with the I-bit in the Status Register in order to enable the interrupt.

The lowest addresses in the Program memory space are automatically defined as the Reset and Interrupt Vectors. The complete list of vectors is shown in Table 2. The list also determines the priority levels of the different interrupts. The lower the address, the higher the priority level. RESET has the highest priority, and next is INTO (the External Interrupt Request 0), etc.

Vector No.	Program Address	Source	Interrupt Definition
1	\$000	RESET	Hardware Pin, Power-on Reset and Watchdog Reset
2	\$001	INT0	External Interrupt Request 0
3	\$002	INT1	External Interrupt Request 1
4	\$003	TIMER1 CAPT1	Timer/Counter1 Capture Event
5	\$004	TIMER1 COMP1	Timer/Counter1 Compare Match
6	\$005	TIMER1 OVF1	Timer/Counter1 Overflow
7	\$006	TIMER0 OVF0	Timer/Counter0 Overflow
8	\$007	UART, RX	UART, RX Complete
9	\$008	UART, UDRE	UART Data Register Empty
10	\$009	UART, TX	UART, TX Complete
11	\$00A	ANA_COMP	Analog Comparator

Table 2. Reset and Interrupt Vectors

The most typical and general program setup for the Reset and Interrupt Vector addresses are:

Address Labels	Code	Comments				
\$000	rjmp RESET	; Reset Handler				
\$001	rjmp EXT_INT0	; IRQ0 Handler				
\$002	rjmp EXT_INT1	; IRQ1 Handler				
\$003	rjmp TIM_CAPT1	; Timer1 Capture Handler				
\$004	rjmp TIM_COMP1	; Timer1 Compare Handler				
\$005	rjmp TIM_OVF1	; Timer1 Overflow Handler				
\$006	rjmp TIM_OVF0	; Timer0 Overflow Handler				
\$007	rjmp UART_RXC	; UART RX Complete Handler				
\$008	rjmp UART_DRE	; UDR Empty Handler				
\$009	rjmp UART_TXC	; UART TX Complete Handler				
\$00a	rjmp ANA_COMP	; Analog Comparator Handler				
;						
\$00b MAIN:	<pre>ldi r16,low(RAMEND);</pre>	Main program start				
\$00c	out SPL,r16					
\$00d	<instr> xxx</instr>					

#### **Reset Sources**

The AT90S2313 has three sources of reset:

- Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V<sub>POT</sub>).
- External Reset. The MCU is reset when a low level is present on the RESET pin for more than 50 ns.
- Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.

During Reset, all I/O Registers are then set to their initial values, and the program starts execution from address \$000. The instruction placed in address \$000 must be an RJMP (Relative Jump) instruction to the reset handling routine. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. The circuit diagram in Figure 23 shows the reset logic. Table 3 defines the timing and electrical parameters of the reset circuitry.





Table 3.	Reset Characteristics	$(V_{CC} = 5.0V)$	)
----------	-----------------------	-------------------	---

Symbol	Parameter	Min	Тур	Max	Units
V <sub>POT</sub> <sup>(1)</sup>	Power-on Reset Threshold Voltage (rising)	1.0	1.4	1.8	V
	Power-on Reset Threshold Voltage (falling)	0.4	0.6	0.8	V
V <sub>RST</sub>	RESET Pin Threshold Voltage		_	0.85 V <sub>CC</sub>	V
t <sub>TOUT</sub>	Reset Delay Time-out Period FSTRT Unprogrammed	11.0	16.0	21.0	ms
t <sub>TOUT</sub>	Reset Delay Time-out Period FSTRT Programmed	0.25	0.28	0.31	ms

Note: 1. The Power-on Reset will not work unless the supply voltage has been below V<sub>POT</sub> (falling).

The user can select the start-up time according to typical Oscillator start-up. The number of WDT Oscillator cycles used for each time-out is shown in Table 4. The frequency of the Watchdog Oscillator is voltage-dependent, as shown in "Typical Characteristics" on page 74.





#### • Bit 3 – TICIE1: Timer/Counter1 Input Capture Interrupt Enable

When the TICIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Input Capture Event Interrupt is enabled. The corresponding interrupt (at vector \$003) is executed if a capture-triggering event occurs on PD6(ICP) (i.e., when the ICF1 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

#### • Bit 2 - Res: Reserved Bit

This bit is a reserved bit in the AT90S2313 and always reads as zero.

#### • Bit 1 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow Interrupt is enabled. The corresponding interrupt (at vector \$006) is executed if an overflow in Timer/Counter0 occurs (i.e., when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

#### • Bit 0 - Res: Reserved Bit

This bit is a reserved bit in the AT90S2313 and always read as zero.

#### Timer/Counter Interrupt FLAG Register – TIFR



#### • Bit 7 – TOV1: Timer/Counter1 Overflow Flag

The TOV1 is set (one) when an overflow occurs in Timer/Counter1. TOV1 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, TOV1 is cleared by writing a logical "1" to the flag. When the I-bit in SREG and TOIE1 (Timer/Counter1 Overflow Interrupt Enable) and TOV1 are set (one), the Timer/Counter1 Overflow Interrupt is executed. In PWM mode, this bit is set when Timer/Counter1 changes counting direction at \$0000.

#### • Bit 6 – OCF1A: Output Compare Flag 1A

The OCF1A bit is set (one) when a compare match occurs between the Timer/Counter1 and the data in OCR1A (Output Compare Register1 A). OCF1A is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF1A is cleared by writing a logical "1" to the flag. When the I-bit in SREG and OCIE1A (Timer/Counter1 Compare Match Interrupt Enable) and the OCF1A are set (one), the Timer/Counter1 Compare Match Interrupt is executed.

#### • Bits 5, 4 - Res: Reserved Bits

These bits are reserved bits in the AT90S2313 and always read as zero.

#### • Bit 3 – ICF1: Input Capture Flag 1

The ICF1 bit is set (one) to flag an input capture event, indicating that the Timer/Counter1 value has been transferred to the Input Capture Register (ICR1). ICF1 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ICF1 is cleared by writing a logical "1" to the flag. When the SREG I-bit and TICIE1 (Timer/Counter1 Input Capture Interrupt Enable) and ICF1 are set (one), the Timer/Counter1 Capture Interrupt is executed.

## AT90S2313

#### Timer/Counter0 Control Register – TCCR0



#### • Bits 7..3 - Res: Reserved Bits

These bits are reserved bits in the AT90S2313 and always read zero.

#### • Bits 2,1,0 - CS02, CS01, CS00: Clock Select0, Bit 2,1 and 0

The Clock Select0 bits 2, 1, and 0 define the prescaling source of Timer/Counter0.

CS02	CS01	CS00	Description
0	0	0	Stop, the Timer/Counter0 is stopped.
0	0	1	СК
0	1	0	СК/8
0	1	1	СК/64
1	0	0	CK/256
1	0	1	СК/1024
1	1	0	External Pin T0, falling edge
1	1	1	External Pin T0, rising edge

#### Table 7. Clock 0 Prescale Select

The Stop condition provides a Timer Enable/Disable function. The CK down divided modes are scaled directly from the CK Oscillator clock. If the external pin modes are used for Timer/Counter0, transitions on PD4/(T0) will clock the counter even if the pin is configured as an output. This feature can give the user software control of the counting.

#### Timer/Counter0 – TCNT0



The Timer/Counter0 is realized as an up-counter with read and write access. If the Timer/Counter0 is written and a clock source is present, the Timer/Counter0 continues counting in the timer clock cycle following the write operation.





#### • Bits 1, 0 - PWM11, PWM10: Pulse Width Modulator Select Bits

These bits select PWM operation of Timer/Counter1 as specified in Table 9. This mode is described on page 35.

#### Table 9. PWM Mode Select

PWM11	PWM10	Description
0	0	PWM operation of Timer/Counter1 is disabled
0	1	Timer/Counter1 is an 8-bit PWM
1	0	Timer/Counter1 is a 9-bit PWM
1	1	Timer/Counter1 is a 10-bit PWM

#### Timer/Counter1 Control Register B – TCCR1B

Bit	7	6	5	4	3	2	1	0	
\$2E (\$4E)	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R	R/W	R/W	R/W	R/W	
Initial value	0	0	0	0	0	0	0	0	

#### • Bit 7 – ICNC1: Input Capture1 Noise Canceler (4 CKs)

When the ICNC1 bit is cleared (zero), the input capture trigger noise canceler function is disabled. The input capture is triggered at the first rising/falling edge sampled on the ICP (input capture pin) as specified. When the ICNC1 bit is set (one), four successive samples are measured on the ICP (input capture pin), and all samples must be high/low according to the input capture trigger specification in the ICES1 bit. The actual sampling frequency is the XTAL clock frequency.

#### • Bit 6 – ICES1: Input Capture1 Edge Select

While the ICES1 bit is cleared (zero), the Timer/Counter1 contents are transferred to the Input Capture Register (ICR1) on the falling edge of the input capture pin (ICP). While the ICES1 bit is set (one), the Timer/Counter1 contents are transferred to the Input Capture Register (ICR1) on the rising edge of the input capture pin (ICP).

#### • Bits 5, 4 - Res: Reserved Bits

These bits are reserved bits in the AT90S2313 and always read zero.

#### • Bit 3 – CTC1: Clear Timer/Counter1 on Compare Match

When the CTC1 control bit is set (one), the Timer/Counter1 is reset to \$0000 in the clock cycle after a compareA match. If the CTC1 control bit is cleared, Timer/Counter1 continues counting and is unaffected by a compare match. Since the compare match is detected in the CPU clock cycle following the match, this function will behave differently when a prescaling higher than 1 is used for the timer. When a prescaling of 1 is used, and the Compare A Register is set to C, the timer will count as follows if CTC1 is set:

... | C-2 | C-1 | C | 0 | 1 |...

When the prescaler is set to divide by 8, the timer will count like this:

In PWM mode, this bit has no effect.



The Timer/Counter1 is realized as an up or up/down (in PWM mode) counter with read and write access. If Timer/Counter1 is written to and a clock source is selected, the Timer/Counter1 continues counting in the timer clock cycle after it is preset with the written value.

#### Timer/Counter1 Output Compare Register A – OCR1AH and OCR1AL

Bit	15	14	13	12	11	10	9	8	
\$2B (\$4B)	MSB								OCR1AH
\$2A (\$4A)								LSB	OCR1AL
	7	6	5	4	3	2	1	0	-
Read/Write	R/W								
	R/W								
Initial value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

The Output Compare Register is a 16-bit read/write register.

The Timer/Counter1 Output Compare Register contains the data to be continuously compared with Timer/Counter1. Actions on compare matches are specified in the Timer/Counter1 Control and Status Registers.

Since the Output Compare Register (OCR1A) is a 16-bit register, a temporary register TEMP is used when OCR1A is written to ensure that both bytes are updated simultaneously. When the CPU writes the high byte, OCR1AH, the data is temporarily stored in the TEMP Register. When the CPU writes the low byte, OCR1AL, the TEMP Register is simultaneously written to OCR1AH. Consequently, the high byte OCR1AH must be written first for a full 16-bit register write operation.

The TEMP Register is also used when accessing TCNT1, and ICR1. If the main program and interrupt routines perform access to registers using TEMP, interrupts must be disabled during access from the main program or interrupts if interrupts are re-enabled.

Bit	15	14	13	12	11	10	9	8	
\$25 (\$45)	MSB								ICR1H
\$24 (\$44)								LSB	ICR1L
	7	6	5	4	3	2	1	0	-
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

#### Timer/Counter1 Input Capture Register – ICR1H and ICR1L

The Input Capture Register is a 16-bit read-only register.

When the rising or falling edge (according to the input capture edge setting [ICES1]) of the signal at the input capture pin (ICP) is detected, the current value of the Timer/Counter1 is transferred to the Input Capture Register (ICR1). At the same time, the Input Capture Flag (ICF1) is set (one).

Since the Input Capture Register (ICR1) is a 16-bit register, a temporary register TEMP is used when ICR1 is read to ensure that both bytes are read simultaneously. When the CPU reads the low byte ICR1L, the data is sent to the CPU and the data of the high byte ICR1H is placed in the TEMP Register. When the CPU reads the data in the high byte ICR1H, the CPU receives the data in the TEMP Register. Consequently, the low byte ICR1L must be accessed first for a full 16-bit register read operation.



#### EEPROM Control Register – EECR

Bit	7	6	5	4	3	2	1	0	_
\$1C (\$3C)	-	-	-	-	-	EEMWE	EEWE	EERE	EECR
Read/Write	R	R	R	R	R	R/W	R/W	R/W	•
Initial value	0	0	0	0	0	0	0	0	

#### • Bit 7..3 - Res: Reserved Bits

These bits are reserved bits in the AT90S2313 and will always read as zero.

#### • Bit 2 – EEMWE: EEPROM Master Write Enable

The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be written. When EEMWE is set (one), setting EEWE will write data to the EEPROM at the selected address. If EEMWE is zero, setting EEWE will have no effect. When EEMWE has been set (one) by software, hardware clears the bit to zero after four clock cycles. See the description of the EEWE bit for a EEPROM write procedure.

#### • Bit 1 – EEWE: EEPROM Write Enable

The EEPROM Write Enable Signal (EEWE) is the write strobe to the EEPROM. When address and data are correctly set up, the EEWE bit must be set to write the value into the EEPROM. The EEMWE bit must be set when the logical "1" is written to EEWE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 2 and 3 is unessential):

- 1. Wait until EEWE becomes zero.
- 2. Write new EEPROM address to EEAR (optional).
- 3. Write new EEPROM data to EEDR (optional).
- 4. Write a logical "1" to the EEMWE bit in EECR (to be able to write a logical "1" to the EEMWE bit, the EEWE bit must be written to zero in the same cycle).
- 5. Within four clock cycles after setting EEMWE, write a logical "1" to EEWE.

When the write access time (typically 2.5 ms at  $V_{CC} = 5V$  or 4 ms at  $V_{CC} = 2.7V$ ) has elapsed, the EEWE bit is cleared (zero) by hardware. The user software can poll this bit and wait for a zero before writing the next byte. When EEWE has been set, the CPU is halted for two cycles before the next instruction is executed.

Caution: An interrupt between step 4 and step 5 will make the write cycle fail, since the EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared during the last four steps to avoid these problems.

#### • Bit 0 – EERE: EEPROM Read Enable

The EEPROM Read Enable Signal (EERE) is the read strobe to the EEPROM. When the correct address is set up in the EEAR Register, the EERE bit must be set. When the EERE bit is cleared (zero) by hardware, requested data is found in the EEDR Register. The EEPROM read access takes one instruction and there is no need to poll the EERE bit. When EERE has been set, the CPU is halted for four cycles before the next instruction is executed.

The user should poll the EEWE bit before starting the read operation. If a write operation is in progress when new data or address is written to the EEPROM I/O Registers, the write operation will be interrupted and the result is undefined.

#### Prevent EEPROM Corruption

During periods of low  $V_{CC}$ , the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. These issues are the same as for board-level systems using the EEPROM, and the same design solutions should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly if the supply voltage for executing instructions is too low.

EEPROM data corruption can easily be avoided by following these design recommendations (one is sufficient):

- Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This is best done by an external low V<sub>CC</sub> Reset Protection circuit, often referred to as a Brown-out Detector (BOD). Please refer to the AVR 180 application note for design considerations regarding Power-on Reset and low-voltage detection.
- 2. Keep the AVR core in Power-down sleep mode during periods of low  $V_{CC}$ . This will prevent the CPU from attempting to decode and execute instructions, effectively protecting the EEPROM Registers from unintentional writes.
- 3. Store constants in Flash memory if the ability to change memory contents from software is not required. Flash memory cannot be updated by the CPU and will not be subject to corruption.



tus Register (USR) is set. When this bit is set (one), the UART is ready to receive the next character. At the same time as the data is transferred from UDR to the 10(11)-bit Shift Register, bit 0 of the Shift Register is cleared (start bit) and bit 9 or 10 is set (stop bit). If 9-bit data word is selected (the CHR9 bit in the UART Control Register [UCR] is set), the TXB8 bit in UCR is transferred to bit 9 in the Transmit Shift Register.

On the Baud Rate clock following the transfer operation to the Shift Register, the start bit is shifted out on the TXD pin. Then follows the data, LSB first. When the stop bit has been shifted out, the Shift Register is loaded if any new data has been written to the UDR during the transmission. During loading, UDRE is set. If there is no new data in the UDR Register to send when the stop bit is shifted out, the UDRE Flag will remain set until UDR is written again. When no new data has been written, and the stop bit has been present on TXD for one bit length, the TX Complete Flag (TXC) in USR is set.

The TXEN bit in UCR enables the UART transmitter when set (one). When this bit is cleared (zero), the PD1 pin can be used for general I/O. When TXEN is set, the UART Transmitter will be connected to PD1, which is forced to be an output pin regardless of the setting of the DDD1 bit in DDRD.

Figure 35 shows a block diagram of the UART Receiver.



The Receiver front-end logic samples the signal on the RXD pin at a frequency of 16 times the baud rate. While the line is idle, one single sample of logical "0" will be interpreted as the falling edge of a start bit, and the start bit detection sequence is initiated. Let sample 1 denote the first zero-sample. Following the 1-to-0 transition, the receiver samples the RXD pin at samples 8, 9 and 10. If two or more of these three samples are



**Data Reception** 

Figure 35. UART Receiver



#### **UART Baud Rate Register –** UBRR



The UBRR Register is an 8-bit read/write register that specifies the UART Baud Rate according to the formula on the previous page.

### Analog Comparator

The Analog Comparator compares the input values on the positive input AIN0 (PB0) and the negative input PB1(AIN1). When the voltage on the positive input PB0 (AIN0) is higher than the voltage on the negative input PB1 (AIN1), the Analog Comparator Output, ACO is set (one). The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt exclusive to the Analog Comparator. The user can select interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 37.





#### • Bit 7 – ACD: Analog Comparator Disable

When this bit is set (one), the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in active and Idle modes. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

#### • Bit 6 - Res: Reserved Bit

This bit is a reserved bit in the AT90S2313 and will always read as zero.

#### • Bit 5 – ACO: Analog Comparator Output

ACO is directly connected to the comparator output.

#### • Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set (one) when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The Analog Comparator Interrupt routine is executed if the ACIE bit is set (one) and the I-bit in SREG is set (one). ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logical "1" to the flag. Observe, however, that if another bit in this register is modified using the SBI or CBI instruction, ACI will be cleared if it has become set before the operation.

#### • Bit 3 – ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is set (one) and the I-bit in the Status Register is set (one), the Analog Comparator interrupt is activated. When cleared (zero), the interrupt is disabled.

#### • Bit 2 – ACIC: Analog Comparator Input Capture Enable

When set (one), this bit enables the Input Capture function in Timer/Counter1 to be triggered by the Analog Comparator. The comparator output is, in this case, directly connected to the Input Capture front-end logic, making the comparator utilize the noise canceler and edge-select features of the Timer/Counter1 Input Capture interrupt. When cleared (zero), no connection between the Analog Comparator and the Input Capture function is given. To make the comparator trigger the Timer/Counter1 Input Capture interrupt, the TICIE1 bit in the Timer Interrupt Mask Register (TIMSK) must be set (one).

#### • Bits 1,0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events trigger the Analog Comparator interrupt. The different settings are shown in Table 16.

ACIS1	ACIS0	Interrupt Mode
0	0	Comparator Interrupt on Output Toggle
0	1	Reserved
1	0	Comparator Interrupt on Falling Output Edge
1	1	Comparator Interrupt on Rising Output Edge

 Table 16.
 ACIS1/ACIS0 Settings<sup>(1)</sup>

Note: 1. When changing the ACIS1/ACIS0 bits, the Analog Comparator Interrupt must be disabled by clearing its Interrupt Enable bit in the ACSR Register. Otherwise an interrupt can occur when the bits are changed.





#### **Port B Schematics**

Note that all port pins are synchronized. The synchronization latches are, however, not shown in the figures.







Figure 47. Port D Schematic Diagram (Pins PD4 and PD5)









#### **Serial Downloading**

Both the program and data memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (output). See Figure 53. After RESET is set low, the Programming Enable instruction needs to be executed first before program/erase instructions can be executed.

Figure 53. Serial Programming and Verify



For the EEPROM, an auto-erase cycle is provided within the self-timed write instruction and there is no need to first execute the Chip Erase instruction. The Chip Erase instruction turns the content of every memory location in both the program and EEPROM arrays into \$FF.

The program and EEPROM memory arrays have separate address spaces: \$0000 to \$03FF for program Flash memory and \$000 to \$07F for EEPROM data memory.

Either an external clock is supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The minimum low and high periods for the serial clock (SCK) input are defined as follows:

Low: > 2 XTAL1 clock cycle

High: > 2 XTAL1 clock cycles

When writing serial data to the AT90S2313, data is clocked on the rising edge of SCK.

When reading data from the AT90S2313, data is clocked on the falling edge of SCK. See Figure 54, Figure and Table 29 for timing details.

To program and verify the AT90S2313 in the Serial Programming mode, the following sequence is recommended (See 4-byte instruction formats in Table 28):

1. Power-up sequence:

Apply power between  $V_{CC}$  and GND while RESET and SCK are set to "0". If a crystal is not connected across pins XTAL1 and XTAL2, apply a clock signal to the XTAL1 pin. In some systems, the programmer cannot guarantee that SCK is held low during Power-up. In this case, RESET must be given a positive pulse of at least two XTAL1 cycles duration after SCK has been set to "0".

- 2. Wait for at least 20 ms and enable serial programming by sending the Programming Enable serial instruction to the MOSI (PB5) pin.
- The serial programming instructions will not work if the communication is out of synchronization. When in sync, the second byte (\$53) will echo back when issu-

Serial Programming Algorithm Figure 55. Serial Programming Timing

# Serial Programming Characteristics



**Table 29.** Serial Programming Characteristics,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ ,  $V_{CC} = 2.7 - 6.0V$  (unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency ( $V_{CC} = 2.7 - 6.0V$ )	0		4.0	MHz
t <sub>CLCL</sub>	Oscillator Period ( $V_{CC} = 2.7 - 6.0V$ )	250.0			ns
1/t <sub>CLCL</sub>	Oscillator Frequency ( $V_{CC} = 4.0 - 6.0V$ )	0		10.0	MHz
t <sub>CLCL</sub>	Oscillator Period ( $V_{CC} = 4.0 - 6.0V$ )	100.0			ns
t <sub>SHSL</sub>	SCK Pulse Width High	2.0 t <sub>CLCL</sub>			ns
t <sub>SLSH</sub>	SCK Pulse Width Low	2.0 t <sub>CLCL</sub>			ns
t <sub>ovsH</sub>	MOSI Setup to SCK High	t <sub>CLCL</sub>			ns
t <sub>sHOX</sub>	MOSI Hold after SCK High	2.0 t <sub>CLCL</sub>			ns
t <sub>SLIV</sub>	SCK Low to MISO Valid	10.0	16.0	32.0	ns

**Table 30.** Minimum Wait Delay after the Chip Erase Instruction

Symbol	3.2V	3.6V	4.0V	5.0V
t <sub>wd_erase</sub>	18 ms	14 ms	12 ms	8 ms

**Table 31.** Minimum Wait Delay after Writing a Flash or EEPROM Location

Symbol	3.2V	3.6V	4.0V	5.0V
t <sub>WD_PROG</sub>	9 ms	7 ms	6 ms	4 ms







Figure 63. Analog Comparator Current vs. V<sub>CC</sub>



ANALOG COMPARATOR CURRENT vs. V<sub>cc</sub>





### Instruction Set Summary (Continued)

Mnemonic	Operands	Description	Operation	Flags	# Clocks		
		Move between Registers	Pd / Pr	Nono	1		
				None	1		
		Load Indirect	$Ru \leftarrow K$	None	2		
		Load Indirect and Post-Inc	$Ru \leftarrow (X)$	None	2		
		Load Indirect and Post-Inc.	$Ru \leftarrow (A), A \leftarrow A + I$	None	2		
	Rd V	Load Indirect and Fie-Dec.	$A \leftarrow A = 1; Hu \leftarrow (A)$	None	2		
LD		Load Indirect and Past Inc	$Ru \leftarrow (f)$	None	2		
LD	Ru, I+	Load Indirect and Post-Inc.	$Rd \leftarrow (f), f \leftarrow f + I$	None	2		
	Ru, - f	Load Indirect and Pre-Dec.	$f \leftarrow f - I, Rd \leftarrow (f)$	None	2		
	nu, r+q	Load Indirect with Displacement	$Ru \leftarrow (r + q)$	None	2		
LD		Load Indirect and Post Inc.	$Ru \leftarrow (Z)$	None	2		
LD	Ru, Z+	Load Indirect and Post-Inc.	$R0 \leftarrow (2), 2 \leftarrow 2 + 1$	None	2		
LD	Ru, -Z	Load Indirect with Displacement	$Z \leftarrow Z - I, RU \leftarrow (Z)$	None	2		
LDC		Load Direct from CDAM	$Ru \leftarrow (Z + q)$	None	2		
LDS	Ha, K	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2		
SI	X, Hr	Store Indirect	$(X) \leftarrow Hr$	None	2		
51	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Hr, X \leftarrow X + 1$	None	2		
51 0T	-X, RI	Store Indirect and Pre-Dec.	$X \leftarrow X - I, (X) \leftarrow Rr$	None	2		
51	Y, Hr		$(Y) \leftarrow Hr$	None	2		
51	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Hr, Y \leftarrow Y + I$	None	2		
	- ĭ, Hr	Store Indirect and Pre-Dec.	$\mathbf{r} \leftarrow \mathbf{r} - \mathbf{I}, (\mathbf{Y}) \leftarrow \mathbf{K}\mathbf{r}$	None	2		
SID	Y+q, Hr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2		
51	Z, Rr	Store Indirect	(Z) ← Rr	None	2		
SI	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2		
SI	-Z, Rr	Store Indirect and Pre-Dec.	$\angle \leftarrow \angle -1, (\angle) \leftarrow \operatorname{Rr}$	None	2		
SID	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2		
SIS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2		
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3		
IN	Rd, P	In Port	Rd ← P	None	1		
OUT	P, Rr	Out Port	P ← Rr	None	1		
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2		
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2		
BIT AND BIT-TEST INST				Mana	0		
SBI	P, D	Clear Bit in I/O Register	$1/O(P,b) \leftarrow 1$	None	2		
CBI	P, D	Clear Bit III I/O Register	$VO(P,B) \leftarrow 0$		2		
LSL	Ra		$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1		
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1		
ROL	Ra	Rotate Left through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1		
RUR	Ra	Avither atta Ohitt Birtht	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1		
ASR	Rd		$Rd(n) \leftarrow Rd(n+1), n = 06$	Z,C,N,V	1		
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1		
BSEI	S	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1		
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1		
821	Hr, D	Bit Store from Register to I		l.	1		
BLD	Ha, D	Dit Load from 1 to Register	ru(0) ← 1	None	1		
SEC		Set Carry			1		
					1		
SEN				N	1		
		Clear Negative Flag	N ← U	N	1		
SEZ				2	1		
			$\angle \leftarrow 0$	2	1		
SEI		Giobal Interrupt Enable		1	1		
		Giobal Interrupt Disable			1		
SES		Set Signed Lest Flag	5 ← 1	5	1		
CLS		Clear Signed Test Flag	5 ← 0	5	1		
SEV		Set I wo's Complement Overflow	V ← 1	V	1		
		Clear I wo's Complement Overflow	$V \leftarrow 0$	V	1		
SET		Set I in SREG			1		
CLT		Clear I in SREG			1		
SEH		Set Halt-carry Hag in SREG	H ← 1	н	1		
CLH		Clear Half-carry Flag in SREG	H ← 0	н	1		
NOP		No Operation		None	1		
SLEEP		Sieep	(see specific descr. for Sleep function)	None	1		
WDR	1	Watchdog Reset	(see specific descr. for WDR/Timer)	None	1		



### **Packaging Information**

20P3



AT90S2313

88