

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

EXF

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI, UART/USART, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	25
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.63V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsaml21e18b-ant

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

01.1.	Signal Description	
31.5.	Product Dependencies	
31.6.	Functional Description	571
32. SER	COM USART – SERCOM Universal Synchronous and Asynchronol	us Receiver
and	Transmitter	577
32.1.	Overview	
32.2.	USART Features	
32.3.	Block Diagram	
32.4.	Signal Description	
32.5.	Product Dependencies	
32.6.	Functional Description	
32.7.	Register Summary	
32.8.	Register Description	
33. SER	COM SPI – SERCOM Serial Peripheral Interface	615
33.1.	Overview	615
33.2.	Features	615
33.3.	Block Diagram	616
33.4.	Signal Description	616
33.5.	Product Dependencies	616
33.6.	Functional Description	618
33.7.	Register Summary	627
33.8.	Register Description	628
24 855	COM 12C SERCOM Inter Integrated Circuit	649
34. SER		
34.1.	Overview	
34.1. 34.2.	Overview Features	648
34.1. 34.2. 34.3.	Overview Features Block Diagram	648 648 649
34.1. 34.2. 34.3. 34.4.	Overview Features Block Diagram Signal Description	
34.1. 34.2. 34.3. 34.4. 34.5.	Overview Features Block Diagram Signal Description Product Dependencies.	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave.	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.6. 34.7. 34.8. 34.9.	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave Register Summary - I2C Master Product Dependencies Product Dependencies Functional Description Register Summary - I2C Slave Register Summary - I2C Master Product Dependencies Register Summary - I2C Master	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.6. 34.7. 34.8. 34.9. 34.10	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave Register Summary - I2C Master Register Description - I <sup>2</sup> C Master	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 35. TC -	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave Register Summary - I2C Master Register Description - I <sup>2</sup> C Master - Timer/Counter	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 35. TC -	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave Register Summary - I2C Master Register Description - I <sup>2</sup> C Master - Timer/Counter	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave Register Summary - I2C Master Register Description - I <sup>2</sup> C Master Register Description - I <sup>2</sup> C Master Timer/Counter Overview Features	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave Register Summary - I2C Master Register Description - I <sup>2</sup> C Master - Timer/Counter Overview Features Block Diagram	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3. 35.4	Overview Features Block Diagram Signal Description Product Dependencies Functional Description Register Summary - I2C Slave Register Description - I <sup>2</sup> C Slave Register Summary - I2C Master Register Description - I <sup>2</sup> C Master - Timer/Counter Overview Features Block Diagram Signal Description	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 35. TC - 35.1. 35.2. 35.3. 35.4. 35.5	Overview Features	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3. 35.4. 35.5. 25.6	Overview.         Features.         Block Diagram.         Signal Description.         Product Dependencies.         Functional Description.         Register Summary - I2C Slave.         Register Description - I <sup>2</sup> C Slave.         Register Summary - I2C Master.         Register Description - I <sup>2</sup> C Master.         Register Description - I <sup>2</sup> C Master.         Overview.         Features.         Block Diagram.         Signal Description.         Product Dependencies.         Eunctional Description.	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3. 35.4. 35.5. 35.6. 25 7	Overview	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3. 35.4. 35.5. 35.6. 35.7. 25 °	Overview.         Features.         Block Diagram.         Signal Description.         Product Dependencies.         Functional Description.         Register Summary - I2C Slave.         Register Description - I <sup>2</sup> C Slave.         Register Description - I <sup>2</sup> C Master.         Register Description - I <sup>2</sup> C Master.         • Timer/Counter.         Overview.         Features.         Block Diagram.         Signal Description.         Product Dependencies.         Functional Description.         Product Dependencies.         Functional Description.         Product Dependencies.         Functional Description.         Product Dependencies.         Functional Description.         Register Summary.         Pagister Description.	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3. 35.4. 35.5. 35.6. 35.7. 35.8.	Overview	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3. 35.4. 35.5. 35.6. 35.7. 35.8. <b>36. TCC</b>	Overview	
34.1. 34.2. 34.3. 34.4. 34.5. 34.6. 34.7. 34.8. 34.9. 34.10 <b>35. TC -</b> 35.1. 35.2. 35.3. 35.4. 35.5. 35.6. 35.7. 35.8. <b>36. TCC</b> 36.1.	Overview	



### Table 13-2. PERID Values

Periph. Bridge Name	BridgeNumber	PERID Values
A	0	0+N
В	1	32+N
С	2	64+N
D	3	96+N
E	4	128+N



Once completed, the calculated CRC32 value can be read out of the Data register. The read value must be complemented to match standard CRC32 implementations or kept non-inverted if used as starting point for subsequent CRC32 calculations.

If the device is in protected state by the NVMCTRL security bit, it is only possible to calculate the CRC32 of the whole flash array when operated from the external address space. In most cases, this area will be the entire onboard non-volatile memory. The Address, Length and Data registers will be forced to predefined values once the CRC32 operation is started, and values written by the user are ignored. This allows the user to verify the contents of a protected device.

The actual test is started by writing a '1' in the 32-bit Cyclic Redundancy Check bit of the Control register (CTRL.CRC). A running CRC32 operation can be canceled by resetting the module (writing '1' to CTRL.SWRST).

### **Related Links**

NVMCTRL – Non-Volatile Memory Controller on page 489 Security Bit on page 497

### 15.11.3.2. Interpreting the Results

The user should monitor the Status A register. When the operation is completed, STATUSA.DONE is set. Then the Bus Error bit of the Status A register (STATUSA.BERR) must be read to ensure that no bus error occurred.

### 15.11.4. Debug Communication Channels

The Debug Communication Channels (DCCO and DCC1) consist of a pair of registers with associated handshake logic, accessible by both CPU and debugger even if the device is protected by the NVMCTRL security bit. The registers can be used to exchange data between the CPU and the debugger, during run time as well as in debug mode. This enables the user to build a custom debug protocol using only these registers.

The DCC0 and DCC1 registers are accessible when the protected state is active. When the device is protected, however, it is not possible to connect a debugger while the CPU is running (STATUSA.CRSTEXT is not writable and the CPU is held under Reset).

Two Debug Communication Channel status bits in the Status B registers (STATUS.DCCDx) indicate whether a new value has been written in DCC0 or DCC1. These bits, DCC0D and DCC1D, are located in the STATUSB registers. They are automatically set on write and cleared on read.

**Note:** The DCC0 and DCC1 registers are shared with the on-board memory testing logic (MBIST). Accordingly, DCC0 and DCC1 must not be used while performing MBIST operations.

### **Related Links**

NVMCTRL – Non-Volatile Memory Controller on page 489 Security Bit on page 497

### 15.11.5. Testing of On-Board Memories MBIST

The DSU implements a feature for automatic testing of memory also known as MBIST (memory built-in self test). This is primarily intended for production test of on-board memories. MBIST cannot be operated from the external address range when the device is protected by the NVMCTRL security bit. If an MBIST command is issued when the device is protected, a protection error is reported in the Protection Error bit in the Status A register (STATUSA.PERR).

1. Algorithm

The algorithm used for testing is a type of March algorithm called "March LR". This algorithm is able to detect a wide range of memory defects, while still keeping a linear run time. The algorithm is:



### 15.13.9. Device Identification

The information in this register is related to the Ordering Information.

Name:DIDOffset:0x0018Reset:see related linksProperty:PAC Write-Protection

Bit	31	30	29	28	27	26	25	24
		PROCES	SSOR[3:0]			FAMIL	Y[4:1]	
Access	R	R	R	R	R	R	R	R
Reset	р	р	р	р	f	f	f	f
Bit	23	22	21	20	19	18	17	16
	FAMILY[0:0]				SERIE	ES[5:0]		
Access	R		R	R	R	R	R	R
Reset	f		S	S	S	s	s	s
Bit	15	14	13	12	11	10	9	8
		DIE	[3:0]			REVISI	ON[3:0]	
Access	R	R	R	R	R	R	R	R
Reset	d	d	d	d	r	r	r	r
Bit	7	6	5	4	3	2	1	0
	DEVSEL[7:0]							
Access	R	R	R	R	R	R	R	R
Reset	x	x	x	x	x	х	х	х

### Bits 31:28 – PROCESSOR[3:0]: Processor

The value of this field defines the processor used on the device.

### Bits 27:23 – FAMILY[4:0]: Product Family

The value of this field corresponds to the Product Family part of the ordering code.

### Bits 21:16 – SERIES[5:0]: Product Series

The value of this field corresponds to the Product Series part of the ordering code.

### Bits 15:12 - DIE[3:0]: Die Number

Identifies the die family.

#### Bits 11:8 – REVISION[3:0]: Revision Number

Identifies the die revision number. 0x0=rev.A, 0x1=rev.B etc.

**Note:** The device variant (last letter of the ordering number) is independent of the die revision (DSU.DID.REVISION): The device variant denotes functional differences, whereas the die revision marks evolution of the die.



### Table 17-7. Generator Selection

Value	Description
0x0	Generic Clock Generator 0
0x1	Generic Clock Generator 1
0x2	Generic Clock Generator 2
0x3	Generic Clock Generator 3
0x4	Generic Clock Generator 4
0x5	Generic Clock Generator 5
0x6	Generic Clock Generator 6
0x7	Generic Clock Generator 7
0x8	Generic Clock Generator 8
0x9 - 0xF	Reserved

 Table 17-8. Reset Value after a User Reset or a Power Reset

Reset	PCHCTRLm.GEN	PCHCTRLm.CHEN	PCHCTRLm.WRTLOCK
Power Reset	0x0	0x0	0x0
User Reset	If WRTLOCK = 0 : 0x0	If WRTLOCK = 0 : 0x0	No change
	If WRTLOCK = 1: no change	If WRTLOCK = 1: no change	

A Power Reset will reset all the PCHCTRLm registers.

A User Reset will reset a PCHCTRL if WRTLOCK=0, or else, the content of that PCHCTRL remains unchanged.

PCHCTRL register Reset values are shown in the table PCHCTRLm Mapping.

Table 17-9. PCHCTRLm Mapping

index(m)	Name	Description
0	GCLK_DFLL48M_REF	DFLL48M Reference
1	GCLK_DPLL	FDPLL96M input clock source for reference
2	GCLK_DPLL_32K	FDPLL96M 32kHz clock for FDPLL96M internal lock timer
3	GCLK_EIC	EIC
4	GCLK_USB	USB
5	GCLK_EVSYS_CHANNEL_0	EVSYS_CHANNEL_0
6	GCLK_EVSYS_CHANNEL_1	EVSYS_CHANNEL_1
7	GCLK_EVSYS_CHANNEL_2	EVSYS_CHANNEL_2
8	GCLK_EVSYS_CHANNEL_3	EVSYS_CHANNEL_3



### 18.7. Register Summary

Offset	Name	Bit Pos.									
0x00	CTRLA	7:0			ĺ						
0x01	INTENCLR	7:0								CKRDY	
0x02	INTENSET	7:0								CKRDY	
0x03	INTFLAG	7:0								CKRDY	
0x04	Reserved										
0x05	CPUDIV	7:0				CPUD	IV[7:0]	,	•		
0x06											
	Reserved										
0x0F											
0x10		7:0	Reserved	Reserved	DSU	APBE	APBD	APBC	APBB	APBA	
0x11	AHRMASK	15:8		PAC	Reserved	USB	DMAC	Reserved	Reserved	NVMCTRL	
0x12	A HE WALL	23:16									
0x13		31:24									
0x14		7:0	WDT	GCLK	SUPC	OSC32KCTR L	OSCCTRL	RSTC	MCLK	РМ	
0x15	APBAMASK	15:8		Reserved[3:0] PORT EIC					RTC		
0x16		23:16				Reserve	ed[11:4]				
0x17		31:24				Reserve	d[19:12]				
0x18		7:0			Reserved[4:0]			NVMCTRL	DSU	USB	
0x19		15:8				Reserve	ed[12:5]				
0x1A	APBBIMASK	23:16				Reserve	d[20:13]				
0x1B		31:24				Reserve	d[28:21]				
0x1C		7:0	TCC2	TCC1	TCC0	SERCOM4	SERCOM3	SERCOM2	SERCOM1	SERCOM0	
0x1D		15:8		TRNG	AES	DAC	TC3	TC2	TC1	TC0	
0x1E	APBCMASK	23:16									
0x1F		31:24									
0x20		7:0	CCL	OPAMP	PTC	AC	ADC	TC4	SERCOM5	EVSYS	
0x21		15:8									
0x22	AFDUNASK	23:16									
0x23		31:24									
0x24		7:0				Reserved[6:0]				PAC	
0x25		15:8				Reserve	ed[14:7]				
0x26	APDEIVIASK	23:16				Reserve	d[22:15]				
0x27		31:24				Reserve	d[30:23]				

### 18.8. Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers can be write-protected optionally by the Peripheral Access Controller (PAC). This is denoted by the property "PAC Write-Protection" in each individual register description. Refer to the Register Access Protection for details.



### 19.4. Signal Description

Signal Name	Туре	Description
RESET	Digital input	External reset
EXTWAKE[7:0]	Digital input	External wakeup for backup mode

One signal can be mapped on several pins.

### **Related Links**

I/O Multiplexing and Considerations on page 30

### 19.5. Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

### 19.5.1. I/O Lines

Using the External Wake-up Lines requires the I/O pins to be configured in input mode before entering backup mode. External Wake-up function is active only in backup mode.



**Caution:** The EXTWAKE pins can not wake up the device after it has entered Battery Backup Mode, as the I/O pin configuration is lost in this mode.

### 19.5.2. Power Management

The Reset Controller module is always on.

### 19.5.3. Clocks

The RSTC bus clock (CLK\_RSTC\_APB) can be enabled and disabled in the Main Clock Controller.

A 32KHz clock is required to clock the RSTC if the debounce counter of the external wake-up detector is used.

### **Related Links**

MCLK – Main Clock on page 154 Peripheral Clock Masking on page 157 OSC32KCTRL – 32KHz Oscillators Controller on page 273

### 19.5.4. DMA

Not applicable.

# 19.5.5. Interrupts

Not applicable.

**19.5.6.** Events Not applicable.

### 19.5.7. Debug Operation

When the CPU is halted in debug mode, the RSTC continues normal operation.



Value	Description
0	The XOSC Ready interrupt is disabled.
1	The XOSC Ready interrupt is enabled, and an interrupt request will be generated when the XOSC Ready Interrupt flag is set.



### 21.8.15. DPLL Synchronization Busy

DPLLSYNCBUSY
0x38
0x00
:-

Bit	7	6	5	4	3	2	1	0
					DPLLPRESC	DPLLRATIO	ENABLE	
Access					R	R	R	
Reset					0	0	0	

### Bit 3 – DPLLPRESC: DPLL Prescaler Synchronization Status

Value	Description
0	The DPLLRESC register has been synchronized.
1	The DPLLRESC register value has changed and its synchronization is in progress.

### Bit 2 – DPLLRATIO: DPLL Loop Divider Ratio Synchronization Status

Value	Description
0	The DPLLRATIO register has been synchronized.
1	The DPLLRATIO register value has changed and its synchronization is in progress.

### Bit 1 – ENABLE: DPLL Enable Synchronization Status

Value	Description
0	The DPLLCTRLA.ENABLE bit has been synchronized.
1	The DPLLCTRLA.ENABLE bit value has changed and its synchronization is in progress.



### 23.8.3. Interrupt Flag Status and Clear

 Name:
 INTFLAG

 Offset:
 0x08

 Reset:
 0x0000010X - X= determined from NVM User Row (0xX=0bx00y)

 Property: 



### Bit 10 – VCORERDY: VDDCORE Voltage Ready

This flag is cleared by writing a '1 to it.

This flag is set on a zero-to-one transition of the VDDCORE Ready bit in the Status register (STATUS.VCORERDY) and will generate an interrupt request if INTENSET.VCORERDY=1.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit clears the VCORERDY interrupt flag.

### Bit 9 – APWSRDY: Automatic Power Switch Ready

This flag is cleared by writing a '1' to it.

This flag is set on a zero-to-one transition of the Automatic Power Switch Ready bit in the Status register (STATUS.APWSRDY) and will generate an interrupt request if INTENSET.APWSRDY=1.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit clears the APWSRDY interrupt flag.

### Bit 8 – VREGRDY: Voltage Regulator Ready

This flag is cleared by writing a '1' to it.

This flag is set on a zero-to-one transition of the Voltage Regulator Ready bit in the Status register (STATUS.VREGRDY) and will generate an interrupt request if INTENSET.VREGRDY=1.

Writing a '0' to this bit has no effect.



Value	Name	Description
0xB	DIV1024	CLK_RTC_CNT = GCLK_RTC/1024
0xC-0xF	-	Reserved

### Bit 7 – MATCHCLR: Clear on Match

This bit is valid only in Mode 0 (COUNT32) and Mode 2 (CLOCK). This bit can be written only when the peripheral is disabled. This bit is not synchronized.

Value	Description
0	The counter is not cleared on a Compare/Alarm 0 match
1	The counter is cleared on a Compare/Alarm 0 match

### Bit 6 – CLKREP: Clock Representation

This bit is valid only in Mode 2 and determines how the hours are represented in the Clock Value (CLOCK) register. This bit can be written only when the peripheral is disabled. This bit is not synchronized.

Value	Description
0	24 Hour
1	12 Hour (AM/PM)

### Bits 3:2 – MODE[1:0]: Operating Mode

This field defines the operating mode of the RTC. This bit is not synchronized.

Value	Name	Description
0x0	COUNT32	Mode 0: 32-bit counter
0x1	COUNT16	Mode 1: 16-bit counter
0x2	CLOCK	Mode 2: Clock/calendar
0x3	-	Reserved

### Bit 1 – ENABLE: Enable

Due to synchronization there is delay from writing CTRLA.ENABLE until the peripheral is enabled/ disabled. The value written to CTRLA.ENABLE will read back immediately and the Enable bit in the Synchronization Busy register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

Value	Description
0	The peripheral is disabled
1	The peripheral is enabled

### Bit 0 – SWRST: Software Reset

Writing a '0' to this bit has no effect.

Writing a '1' to this bit resets all registers in the RTC, except DBGCTRL, to their initial state, and the RTC will be disabled.

Writing a '1' to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.



Value	Description
0	Write synchronization for ALARM0 register is complete.
1	Write synchronization for ALARM0 register is ongoing.

### Bit 3 – COUNT: Count Value Synchronization Busy Status

Value	Description
0	Read/write synchronization for COUNT register is complete.
1	Read/write synchronization for COUNT register is ongoing.

### Bit 2 – FREQCORR: Frequency Correction Synchronization Busy Status

Value	Description
0	Read/write synchronization for FREQCORR register is complete.
1	Read/write synchronization for FREQCORR register is ongoing.

### Bit 1 – ENABLE: Enable Synchronization Busy Status

Value	Description
0	Read/write synchronization for CTRLA.ENABLE bit is complete.
1	Read/write synchronization for CTRLA.ENABLE bit is ongoing.

### Bit 0 – SWRST: Software Reset Synchronization Busy Status

Value	Description
0	Read/write synchronization for CTRLA.SWRST bit is complete.
1	Read/write synchronization for CTRLA.SWRST bit is ongoing.

### 25.12.9. Clock Value in Clock/Calendar mode (CTRLA.MODE=2)

Name:CLOCKOffset:0x18Reset:0x00000000Property:PAC Write-Protection, Write-Synchronized, Read-Synchronized

Bit	31	30	29	28	27	26	25	24	
Γ			YEA	R[5:0]			MON	MONTH[3:2]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
Γ	MON	TH[1:0]			DAY[4:0]			HOUR[4:4]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
Γ	HOUR[3:0]				MINUTE[5:2]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Γ	MINUTE[1:0]				SECO	SECOND[5:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

### Bits 31:26 - YEAR[5:0]: Year

The year offset with respect to the reference year (defined in software).

The year is considered a leap year if YEAR[1:0] is zero.

### Bits 25:22 – MONTH[3:0]: Month

1 – January

2 – February

•••

12 - December

#### Bits 21:17 – DAY[4:0]: Day

Day starts at 1 and ends at 28, 29, 30, or 31, depending on the month and year.

### Bits 16:12 - HOUR[4:0]: Hour

When CTRLA.CLKREP=0, the Hour bit group is in 24-hour format, with values 0-23. When CTRLA.CLKREP=1, HOUR[3:0] has values 1-12, and HOUR[4] represents AM (0) or PM (1).

### Bits 11:6 – MINUTE[5:0]: Minute

0 – 59



- BEATSIZE is the configured number of bytes in a beat
- STEPSIZE is the configured number of beats for each incrementation

Figure 26-9shows an example where DMA channel 0 is configured to increment destination address by one beat (BTCTRL.DSTINC=1) and DMA channel 1 is configured to increment destination address by two beats (BTCTRL.DSTINC=1, BTCTRL.STEPSEL=0, and BTCTRL.STEPSIZE=0x1). As the source address for both channels are peripherals, source incrementation is disabled (BTCTRL.SRCINC=0).

### Figure 26-9. Destination Address Increment



### 26.6.2.8. Error Handling

If a bus error is received from an AHB slave during a DMA data transfer, the corresponding active channel is disabled and the corresponding Channel Transfer Error Interrupt flag in the Channel Interrupt Status and Clear register (CHINTFLAG.TERR) is set. If enabled, the optional transfer error interrupt is generated. The transfer counter will not be decremented and its current value is written-back in the write-back memory section before the channel is disabled.

When the DMAC fetches an invalid descriptor (BTCTRL.VALID=0) or when the channel is resumed and the DMA fetches the next descriptor with null address (DESCADDR=0x00000000), the corresponding channel operation is suspended, the Channel Suspend Interrupt Flag in the Channel Interrupt Flag Status and Clear register (CHINTFLAG.SUSP) is set, and the Channel Fetch Error bit in the Channel Status register (CHSTATUS.FERR) is set. If enabled, the optional suspend interrupt is generated.

### 26.6.3. Additional Features

### 26.6.3.1. Linked Descriptors

A transaction can consist of either a single block transfer or of several block transfers. When a transaction consist of several block transfers it is called linked descriptors.

Figure Figure 26-3 illustrates how linked descriptors work. When the first block transfer is completed on DMA channel 0, the DMAC fetches the next transfer descriptor which is pointed to by the value stored in the Next Descriptor Address (DESCADDR) register of the first transfer descriptor. Fetching the next transfer descriptor (DESCADDR) is continued until the last transfer descriptor. When the block transfer for the last transfer descriptor is executed and DESCADDR=0x00000000, the transaction is terminated. For further details on how the next descriptor is fetched from LP SRAM, refer to section Data Transmission.

### Adding Descriptor to the End of a List

To add a new descriptor at the end of the descriptor list, create the descriptor in LP SRAM, with DESCADDR=0x00000000 indicating that it is the new last descriptor in the list, and modify the DESCADDR value of the current last descriptor to the address of the newly created descriptor.

### Modifying a Descriptor in a List

In order to add descriptors to a linked list, the following actions must be performed:



Writing '0' to this bit has no effect.

Writing '1' to this bit has no effect.

This bit is not write-synchronized.

### Bit 6 – LOWTOUT: SCL Low Time-Out

This bit is set if an SCL low time-out occurs.

Writing '1' to this bit location will clear this bit. This flag is automatically cleared when writing to the ADDR register.

Writing '0' to this bit has no effect.

This bit is not write-synchronized.

### Bits 5:4 - BUSSTATE[1:0]: Bus State

These bits indicate the current I<sup>2</sup>C bus state.

When in UNKNOWN state, writing 0x1 to BUSSTATE forces the bus state into the IDLE state. The bus state cannot be forced into any other state.

Value	Name	Description
0x0	UNKNOWN	The bus state is unknown to the $I^2C$ master and will wait for a stop condition to be detected or wait to be forced into an idle state by software
0x1	IDLE	The bus state is waiting for a transaction to be initialized
0x2	OWNER	The I <sup>2</sup> C master is the current owner of the bus
0x3	BUSY	Some other I <sup>2</sup> C master owns the bus

Writing BUSSTATE to idle will set SYNCBUSY.SYSOP.

### Bit 2 – RXNACK: Received Not Acknowledge

This bit indicates whether the last address or data packet sent was acknowledged or not.

Writing '0' to this bit has no effect.

Writing '1' to this bit has no effect.

This bit is not write-synchronized.

Value	Description
0	Slave responded with ACK.
1	Slave responded with NACK.

### Bit 1 – ARBLOST: Arbitration Lost

This bit is set if arbitration is lost while transmitting a high data bit or a NACK bit, or while issuing a start or repeated start condition on the bus. The Master on Bus interrupt flag (INTFLAG.MB) will be set when STATUS.ARBLOST is set.

Writing the ADDR.ADDR register will automatically clear STATUS.ARBLOST.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear it.

This bit is not write-synchronized.



### 37.8.4. Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name:INTENSETOffset:0x09Reset:0x00Property:PAC Write-Protection

Bit	7	6	5	4	3	2	1	0
								DATARDY
Access								R/W
Reset								0

### Bit 0 – DATARDY: Data Ready Interrupt Enable

Writing a '1' to this bit will set the Data Ready Interrupt Enable bit, which enables the corresponding interrupt request.

Value	Description
0	The DATARDY interrupt is disabled.
1	The DATARDY interrupt is enabled.



### Bit 5 – EORSM: End Of Resume Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB detects a valid "End of Resume" signal initiated by the host and will generate an interrupt if INTENCLR/SET.EORSM is one.

Writing a zero to this bit has no effect.

#### Bit 4 – WAKEUP: Wake Up Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB is reactivated by a filtered non-idle signal from the lines and will generate an interrupt if INTENCLR/SET.WAKEUP is one.

Writing a zero to this bit has no effect.

#### Bit 3 – EORST: End of Reset Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a USB "End of Reset" has been detected and will generate an interrupt if INTENCLR/SET.EORST is one.

Writing a zero to this bit has no effect.

#### Bit 2 – SOF: Start-of-Frame Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a USB "Start-of-Frame" has been detected (every 1 ms) and will generate an interrupt if INTENCLR/SET.SOF is one.

The FNUM is updated. In High Speed mode, the MFNUM register is cleared.

Writing a zero to this bit has no effect.

### Bit 0 – SUSPEND: Suspend Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a USB "Suspend" idle state has been detected for 3 frame periods (J state for 3 ms) and will generate an interrupt if INTENCLR/SET.SUSPEND is one.

Writing a zero to this bit has no effect.



### 42.8.17. Software Trigger

Name:SWTRIGOffset:0x18Reset:0x00Property:PAC Write-Protection, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
							START	FLUSH
Access							W	W
Reset							0	0

### Bit 1 – START: ADC Start Conversion

Writing a '1' to this bit will start a conversion or sequence. The bit is cleared by hardware when the conversion has started. Writing a '1' to this bit when it is already set has no effect.

Writing a '0' to this bit will have no effect.

### Bit 0 – FLUSH: ADC Conversion Flush

Writing a '1' to this bit will flush the ADC pipeline. A flush will restart the ADC clock on the next peripheral clock edge, and all conversions in progress will be aborted and lost. This bit is cleared until the ADC has been flushed.

After the flush, the ADC will resume where it left off; i.e., if a conversion was pending, the ADC will start a new conversion.

Writing this bit to '0' will have no effect.



Value	Description
0	The Data Buffer 0 Underrun interrupt is disabled.
1	The Data Buffer 0 Underrun interrupt is enabled.



## 48. Packaging Information

### 48.1. Thermal Considerations

### 48.1.1. Thermal Resistance Data

The following table summarizes the thermal resistance data depending on the package.

### Table 48-1. Thermal Resistance Data

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>
32-pin TQFP	68°C/W	25.8°C/W
48-pin TQFP	78.8°C/W	12.3°C/W
64-pin TQFP	66.7°C/W	11.9°C/W
32-pin QFN	37.2°C/W	3.1°C/W
48-pin QFN	31.6°C/W	10.3°C/W
64-pin QFN	32.2°C/W	10.1°C/W
64-pin WLCSP	36.8°C/W	5.0°C/W

#### **Related Links**

Junction Temperature on page 1190

### 48.1.2. Junction Temperature

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from the following:

- 1.  $T_J = T_A + (P_D \times \theta_{JA})$
- 2.  $T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$

where:

- θ<sub>JA</sub> = Package thermal resistance, Junction-to-ambient (°C/W), see Thermal Resistance Data
- θ<sub>JC</sub> = Package thermal resistance, Junction-to-case thermal resistance (°C/W), see Thermal Resistance Data
- θ<sub>HEATSINK</sub> = Thermal resistance (°C/W) specification of the external cooling device
- P<sub>D</sub> = Device power consumption (W)
- T<sub>A</sub> = Ambient temperature (°C)

From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature  $T_J$  in °C.

### Related Links

Thermal Resistance Data on page 1190

