



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, LINbus, SCI, SPI, UART/USART, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.63V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsaml21j16b-aut

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	SAM L21J	SAM L21G	SAM L21E			
Real-Time Counter (RTC)	Yes	Yes	Yes			
RTC alarms	1	1	1			
RTC compare values	One 32-bit value or	One 32-bit value or	One 32-bit value or			
	two 16-bit values	two 16-bit values	two 16-bit values			
External Interrupt lines	16	16	16			
Peripheral Touch Controller (PTC) channels (X- x Y-Lines) for mutual capacitance (2)	169 (13x13)	81 (9x9)	42 (7x6)			
Peripheral Touch Controller (PTC) channels for self capacitance (Y-Lines only) ⁽³⁾	16	10	7			
Maximum CPU frequency	48MHz					
Packages	QFN	QFN	QFN			
	TQFP	TQFP	TQFP			
	WLCSP ⁽⁴⁾					
Oscillators	32.768kHz crystal oscillat	or (XOSC32K)				
	0.4-32MHz crystal oscillat	or (XOSC)				
	32.768kHz internal oscillator (OSC32K)					
	32KHz ultra-low-power internal oscillator (OSCULP32K)					
	16/12/8/4MHz high-accuracy internal oscillator (OSC16M)					
	48MHz Digital Frequency Locked Loop (DFLL48M)					
	96MHz Fractional Digital	Phased Locked Loop (FDF	PLL96M)			
Event System channels	12	12	12			
SW Debug Interface	Yes	Yes	Yes			
Watchdog Timer (WDT)	Yes	Yes	Yes			

Note:

- 1. For SAM L21E and SAM L21G, only TC0, TC1 and TC4 are available.
- 2. The number of X- and Y-lines depends on the configuration of the device, as some I/O lines can be configured as either X-lines or Y-lines. Refer to *Multiplexed Signals* for details. The number in the Configuration Summary is the maximum number of channels that can be obtained.



- Bit 3 HPB1: Interrupt Flag for SLAVE HPB1
- Bit 2 HSRAMDSU: Interrupt Flag for SLAVE HSRAMDSU
- Bit 1 HSRAMCM0P: Interrupt Flag for SLAVE HSRAMCM0P
- Bit 0 FLASH: Interrupt Flag for SLAVE FLASH



15.13. Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Optional PAC write-protection is denoted by the "PAC Write-Protection" property in each individual register description. For details, refer to Register Access Protection.



15.13.5. Length

Name:LENGTHOffset:0x0008Reset:0x00000000Property:PAC Write-Protection

Bit	31	30	29	28	27	26	25	24					
		LENGTH[29:22]											
Access	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0					
Bit	23	22	21	20	19	18	17	16					
				LENGTI	H[21:14]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	0	0	0	0	0	0	0	0					
Bit	15	14	13	12	11	10	9	8					
				LENGT	H[13:6]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	0	0	0	0	0	0	0	0					
Bit	7	6	5	4	3	2	1	0					
Access	R/W	R/W	R/W	R/W	R/W	R/W							
Reset	0	0	0	0	0	0							

Bits 31:2 - LENGTH[29:0]: Length

Length in words needed for memory operations.



Request for Clock n present	GENCTRLn.RUNSTDB Y	GENCTRLn.OE	Clock Generator n
no	0	1	OFF
no	0	0	OFF

17.6.5.3. Entering Standby Mode

There may occur a delay when the device is put into Standby, until the power is turned off. This delay is caused by running Clock Generators: if the Run in Standby bit in the Generator Control register (GENCTRLn.RUNSTDBY) is '0', GCLK must verify that the clock is turned of properly. The duration of this verification is frequency-dependent.

Related Links

PM – Power Manager on page 192

17.6.6. Synchronization

Due to asynchronicity between the main clock domain and the peripheral clock domains, some registers need to be synchronized when written or read.

An exception is the Channel Enable bit in the Peripheral Channel Control registers (PCHCTRLm.CHEN). When changing this bit, the bit value must be read-back to ensure the synchronization is complete and to assert glitch free internal operation. Note that changing the bit value under ongoing synchronization will *not* generate an error.

The following registers are synchronized when written:

- Generic Clock Generator Control register (GENCTRLn)
- Control A register (CTRLA)

Required write-synchronization is denoted by the "Write-Synchronized" property in the register description.

Related Links

CTRLA on page 146 PCHCTRLm on page 151



Offset	Name	Bit Pos.							
0xD4		7:0	WRTLOCK	CHEN			GEN[3:0]		
0xD5		15:8							
0xD6	PCHCTRL21	23:16							
0xD7		31:24							
0xD8		7:0	WRTLOCK	CHEN			GEN[3:0]		
0xD9	- PCHCTRL22	15:8							
0xDA		23:16							
0xDB		31:24							
0xDC	PCHCTRL23	7:0	WRTLOCK	CHEN			GEN[3:0]		
0xDD		15:8							
0xDE		23:16							
0xDF		31:24							
0xE0	PCHCTRL24	7:0	WRTLOCK	CHEN			GEN[3:0]		
0xE1		15:8							
0xE2		23:16							
0xE3		31:24							
0xE4	PCHCTRL25	7:0	WRTLOCK	CHEN			GEN[3:0]		
0xE5		PCHCTRL25	15:8						
0xE6		23:16				 			
0xE7		31:24			 				
0xE8	PCHCTRL26	7:0	WRTLOCK	CHEN			GEN[3:0]		
0xE9		15:8							
0xEA		23:16							
0xEB		31:24			 				
0xEC	PCHCTRL27	7:0	WRTLOCK	CHEN			GEN[3:0]		
0xED		15:8							
0xEE 0xEF		23:16 31:24							
0xEF 0xF0		7:0	WRTLOCK	CHEN			GEN[3:0]		
0xF0		15:8	WRILOCK	CHEN			GEN[3.0]		
0xF1	PCHCTRL28	23:16							
0xF3		31:24							
0xF4		7:0	WRTLOCK	CHEN			GEN[3:0]		
0xF5		15:8							
0xF6	PCHCTRL29	23:16							
0xF7		31:24							
0xF8		7:0	WRTLOCK	CHEN			GEN[3:0]		
0xF9		15:8							
0xFA	PCHCTRL30	23:16							
0xFB		31:24							
0xFC		7:0	WRTLOCK	CHEN			GEN[3:0]		
0xFD		15:8							
0xFE	PCHCTRL31	23:16							
0xFF		31:24							

Value	Description
0	The XOSC Ready interrupt is disabled.
1	The XOSC Ready interrupt is enabled, and an interrupt request will be generated when the XOSC Ready Interrupt flag is set.




23.6.5.7. Hysteresis

A hysteresis on the trigger threshold of a BOD will reduce the sensitivity to ripples on the monitored voltage: instead of switching $\overrightarrow{\text{RESET}}$ at each crossing of V_{BOD}, the thresholds for switching $\overrightarrow{\text{RESET}}$ on and off are separated (V_{BOD}, and V_{BOD}, respectively).

Figure 23-2. BOD Hysteresis Principle

Hysteresis OFF:

Hysteresis ON:



V_{CC} V_{BOD-} -- V_{BOD+}

Enabling the BOD33 hysteresis by writing the Hysteresis bit in the BOD33 register (BOD33.HYST) to '1' will add hysteresis to the BOD33 threshold level.

The hysteresis functionality can be used in both Continuous and Sampling Mode.

23.6.5.8. Sleep Mode Operation

Standby Mode

The BOD33 can be used in standby mode if the BOD is enabled and the corresponding Run in Standby bit is written to '1' (BOD33.RUNSTDBY).

The BOD33 can be configured to work in either Continuous or Sampling Mode by writing a '1' to the Configuration in Standby Sleep Mode bit (BOD33.STDBYCFG).

Backup Mode

In Backup mode, the BOD12 is automatically disabled.

If the BOD33 is enabled and the Run in Backup sleep mode bit in the BOD33 register (BOD33.RUNBKUP) is written to '1', the BOD33 will operate in Sampling mode. In this state, the voltage monitored by BOD33 is always the supply of the backup domain, i.e. VDD or VBAT.

23.6.6. Interrupts

The SUPC has the following interrupt sources, which are either synchronous or asynchronous wake-up sources:

- VDDCORE Voltage Ready (VCORERDY), asynchronous
- Automatic Power Switch Ready Ready (APSWRDY), asynchronous
- Voltage Regulator Ready (VREGRDY) asynchronous
- BOD33 Ready (BOD33RDY), synchronous
- BOD33 Detection (BOD33DET), asynchronous
- BOD33 Synchronization Ready (B33SRDY), synchronous

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs.




- CRC-16:
 - Polynomial: $x^{16} + x^{12} + x^5 + 1$
 - Hex value: 0x1021
- CRC-32:
 - Polynomial: $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$
 - Hex value: 0x04C11DB7

The data source for the CRC engine can either be one of the DMA channels or the APB bus interface, and must be selected by writing to the CRC Input Source bits in the CRC Control register (CRCCTRL.CRCSRC). The CRC engine then takes data input from the selected source and generates a checksum based on these data. The checksum is available in the CRC Checksum register (CRCCHKSUM). When CRC-32 polynomial is used, the final checksum read is bit reversed and complemented, as shown in Figure 26-16.

The CRC polynomial is selected by writing to the CRC Polynomial Type bit in the CRC Control register (CRCCTRL.CRCPOLY), the default is CRC-16. The CRC engine operates on byte only. When the DMA is used as data source for the CRC engine, the DMA channel beat size setting will be used. When used with APB bus interface, the application must select the CRC Beat Size bit field of CRC Control register (CRCCTRL.CRCBEATSIZE). 8-, 16-, or 32-bit bus transfer access type is supported. The corresponding number of bytes will be written in the CRCDATAIN register and the CRC engine will operate on the input data in a byte by byte manner.

Figure 26-16. CRC Generator Block Diagram





26.8.15. Descriptor Memory Section Base Address

Name:BASEADDROffset:0x34Reset:0x00000000Property:PAC Write-Protection, Enable-Protected

31	30	29	28	27	26	25	24				
BASEADDR[31:24]											
Access R/W R/W R/W R/W R/W R/W R/W R/W											
0	0	0	0	0	0	0	0				
23	22	21	20	19	18	17	16				
			BASEADI	DR[23:16]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
15	14	13	12	11	10	9	8				
			BASEAD	DR[15:8]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
7	6	5	4	3	2	1	0				
BASEADDR[7:0]											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
0	0	0	0	0	0	0	0				
	R/W 0 23 R/W 0 15 R/W 0 7 R/W	R/W R/W 0 0 23 22 R/W R/W 0 0 15 14 R/W R/W 0 0 7 6 R/W R/W	R/W R/W R/W 0 0 0 0 23 22 21 21 R/W R/W R/W 0 0 15 14 13 13 R/W R/W R/W 0 0 7 6 5 5 R/W R/W R/W R/W	R/W R/W R/W R/W R/W R/W O <	R/W R/W R/W R/W R/W 0 0 0 0 0 0 23 22 21 20 19 BASEADDR[23:16] BASEADDR[23:16] 16 R/W R/W R/W R/W 0 0 0 0 15 14 13 12 11 BASEADDR[15:8] BASEADDR[15:8] 11 12 11 R/W R/W R/W R/W R/W 13 12 11 BASEADDR[15:8] 14 13 12 11 14 13 12 11 R/W R/W R/W R/W R/W 10 0 0 7 6 5 4 3 3 3 3 3 R/W R/W R/W R/W R/W R/W 8/W 3 3 13 14 15 8 8 14 3 3 3 3 3 3 14 R/W <td< td=""><td>R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 23 22 21 20 19 18 BASEADDR[23:16] BASEADDR[23:16] 18 R/W R/W R/W R/W R/W 0 0 0 0 0 0 15 14 13 12 11 10 BASEADDR[15:8] R/W R/W R/W R/W Q 0 0 0 0 0 0 7 6 5 4 3 2 BASEADDR[7:0] BASEADDR[7:0] X X X</td><td>BASEADDR[31:24] R/W R/W R/W R/W R/W R/W R/W R/W R/W Q</td></td<>	R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 23 22 21 20 19 18 BASEADDR[23:16] BASEADDR[23:16] 18 R/W R/W R/W R/W R/W 0 0 0 0 0 0 15 14 13 12 11 10 BASEADDR[15:8] R/W R/W R/W R/W Q 0 0 0 0 0 0 7 6 5 4 3 2 BASEADDR[7:0] BASEADDR[7:0] X X X	BASEADDR[31:24] R/W R/W R/W R/W R/W R/W R/W R/W R/W Q				

Bits 31:0 – BASEADDR[31:0]: Descriptor Memory Base Address

These bits store the Descriptor memory section base address. The value must be 128-bit aligned.



Value	Description
0	Receive Start interrupt is disabled.
1	Receive Start interrupt is enabled.

Bit 2 – RXC: Receive Complete Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will set the Receive Complete Interrupt Enable bit, which enables the Receive Complete interrupt.

	Value	Description
(0	Receive Complete interrupt is disabled.
	1	Receive Complete interrupt is enabled.

Bit 1 – TXC: Transmit Complete Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will set the Transmit Complete Interrupt Enable bit, which enables the Transmit Complete interrupt.

Value	Description
0	Transmit Complete interrupt is disabled.
1	Transmit Complete interrupt is enabled.

Bit 0 – DRE: Data Register Empty Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will set the Data Register Empty Interrupt Enable bit, which enables the Data Register Empty interrupt.

Value	Description
0	Data Register Empty interrupt is disabled.
1	Data Register Empty interrupt is enabled.



33.8.11. Debug Control

Name:DBGCTRLOffset:0x30Reset:0x00Property:PAC Write-Protection

Bit	7	6	5	4	3	2	1	0
								DBGSTOP
Access								R/W
Reset								0

Bit 0 – DBGSTOP: Debug Stop Mode

This bit controls the functionality when the CPU is halted by an external debugger.

Value	Description
0	The baud-rate generator continues normal operation when the CPU is halted by an external debugger.
1	The baud-rate generator is halted when the CPU is halted by an external debugger.



Refer to *I/O Multiplexing and Considerations* for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

Related Links

I/O Multiplexing and Considerations on page 30

36.5. Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

36.5.1. I/O Lines

In order to use the I/O lines of this peripheral, the I/O pins must be configured using the I/O Pin Controller (PORT).

Related Links

PORT: IO Pin Controller on page 512

36.5.2. Power Management

This peripheral can continue to operate in any sleep mode where its source clock is running. The interrupts can wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes.

36.5.3. Clocks

The TCC bus clock (CLK_TCCx_APB, with x instance number of the TCCx) is enabled by default, and can be enabled and disabled in the Main Clock.

A generic clock (GCLK_TCCx) is required to clock the TCC. This clock must be configured and enabled in the generic clock controller before using the TCC. Note that TCC0 and TCC1 share a peripheral clock generator.

The generic clocks (GCLK_TCCx) are asynchronous to the bus clock (CLK_TCCx_APB). Due to this asynchronicity, writing certain registers will require synchronization between the clock domains. Refer to Synchronization for further details.

Related Links

Peripheral Clock Masking on page 157 GCLK - Generic Clock Controller on page 133

36.5.4. DMA

The DMA request lines are connected to the DMA Controller (DMAC). In order to use DMA requests with this peripheral the DMAC must be configured first. Refer to *DMAC – Direct Memory Access Controller* for details.

Related Links

DMAC - Direct Memory Access Controller on page 406

36.5.5. Interrupts


The interrupt request line is connected to the Interrupt Controller. In order to use interrupt requests of this peripheral, the Interrupt Controller (NVIC) must be configured first. Refer to *Nested Vector Interrupt Controller* for details.


Related Links

Nested Vector Interrupt Controller on page 52

















Figure 39-3. Multi-Packet Feature - Reduction of CPU Overhead



39.6.2.4. USB Reset

The USB bus reset is initiated by a connected host and managed by hardware.

During USB reset the following registers are cleared:

- Device Endpoint Configuration (EPCFG) register except for Endpoint 0
- Device Frame Number (FNUM) register
- Device Address (DADD) register
- Device Endpoint Interrupt Enable Clear/Set (EPINTENCLR/SET) register
- Device Endpoint Interrupt Flag (EPINTFLAG) register
- Transmit Stall 0 bit in the Endpoint Status register (EPSTATUS.STALLRQ0)
- Transmit Stall 1 bit in the Endpoint Status register (EPSTATUS.STALLRQ1)
- Endpoint Interrupt Summary (EPINTSMRY) register
- Upstream resume bit in the Control B register (CTRLB.UPRSM)

At the end of the reset process, the End of Reset bit is set in the Interrupt Flag register (INTFLAG.EORST).

39.6.2.5. Start-of-Frame

When a Start-of-Frame (SOF) token is detected, the frame number from the token is stored in the Frame Number field in the Device Frame Number register (FNUM.FNUM), and the Start-of-Frame interrupt bit in the Device Interrupt Flag register (INTFLAG.SOF) is set. If there is a CRC or bit-stuff error, the Frame Number Error status flag (FNUM.FNCERR) in the FNUM register is set.

39.6.2.6. Management of SETUP Transactions

When a SETUP token is detected and the device address of the token packet does not match DADD.DADD, the packet is discarded and the USB module returns to idle and waits for the next token packet.

When the address matches, the USB module checks if the endpoint is enabled in EPCFG. If the addressed endpoint is disabled, the packet is discarded and the USB module returns to idle and waits for the next token packet.

When the endpoint is enabled, the USB module then checks on the EPCFG of the addressed endpoint. If the EPCFG.EPTYPE0 is not set to control, the USB module returns to idle and waits for the next token packet.

When the EPCFG.EPTYPE0 matches, the USB module then fetches the Data Buffer Address (ADDR) from the addressed endpoint's descriptor and waits for a DATA0 packet. If a PID error or any other PID than DATA0 is detected, the USB module returns to idle and waits for the next token packet.



39.8.1.5. Descriptor Address


Name:DESCADDOffset:0x24Reset:0x00000000Property:PAC Write-Protection

31	30	29	28	27	26	25	24
	DESCADD[31:24]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
			DESCAD	D[23:16]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
DESCADD[15:8]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
DESCADD[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	R/W 0 23 R/W 0 15 R/W 0 7 R/W	R/W R/W 0 0 23 22 R/W R/W 0 0 15 14 R/W R/W 0 0 7 6 R/W R/W	R/W R/W R/W 0 0 0 23 22 21 Z3 22 21 R/W R/W R/W 0 0 0 15 14 13 R/W R/W R/W 0 0 0 7 6 5 R/W R/W R/W	R/W R/W R/W R/W R/W O <th< td=""><td>DESCADD[31:24] R/W R/W R/W R/W 0 0 0 0 0 23 22 21 20 19 23 22 21 20 19 DESCADD[23:16] DESCADD[23:16] 16 R/W R/W R/W R/W 0 0 0 0 15 14 13 12 11 DESCADD[15:8] DESCADD[15:8] 11 12 R/W R/W R/W R/W Q 0 0 0 0 0 7 6 5 4 3 DESCADD[7:0] DESCADD[7:0] DESCADD[7:0] DESCADD[7:0]</td><td>R/W R/W R/W R/W R/W 0 0 0 0 0 0 23 22 21 20 19 18 DESCADD[23:16] R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 10 DESCADD[15:8] R/W R/W R/W R/W 0 0 0 7 6 5 4 3 2 2 DESCADD[7:0] R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 7 6 5 4 3 2 DESCADD[7:0] R/W R/W R/W R/W R/W</td><td>R/W R/W Q</td></th<>	DESCADD[31:24] R/W R/W R/W R/W 0 0 0 0 0 23 22 21 20 19 23 22 21 20 19 DESCADD[23:16] DESCADD[23:16] 16 R/W R/W R/W R/W 0 0 0 0 15 14 13 12 11 DESCADD[15:8] DESCADD[15:8] 11 12 R/W R/W R/W R/W Q 0 0 0 0 0 7 6 5 4 3 DESCADD[7:0] DESCADD[7:0] DESCADD[7:0] DESCADD[7:0]	R/W R/W R/W R/W R/W 0 0 0 0 0 0 23 22 21 20 19 18 DESCADD[23:16] R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 10 DESCADD[15:8] R/W R/W R/W R/W 0 0 0 7 6 5 4 3 2 2 DESCADD[7:0] R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 7 6 5 4 3 2 DESCADD[7:0] R/W R/W R/W R/W R/W	R/W Q

Bits 31:0 - DESCADD[31:0]: Descriptor Address Value

These bits define the base address of the main USB descriptor in RAM. The two least significant bits must be written to zero.





Serial Communication Output Transmit Inputs (SERCOM)


The serial engine transmitter output from Serial Communication Interface (SERCOM TX, TXd for USART, MOSI for SPI) can be used as input source for the LUT. The figure below shows an example for LUT0 and LUT1. The SERCOM selection for each LUT follows the formula:

IN[N][i] = SERCOM[N % SERCOM_Instance_Number]

With *N* representing the LUT number and *i*=0,1,2 representing the LUT input index.

Before selecting the SERCOM as input source, the SERCOM must be configured first: the SERCOM TX signal must be output on SERCOMn/pad[0], which serves as input pad to the CCL.

Figure 40-11. SERCOM Input Selection



Related Links

I/O Multiplexing and Considerations on page 30

PORT: IO Pin Controller on page 512

GCLK - Generic Clock Controller on page 133

AC – Analog Comparators on page 1076

TC – Timer/Counter on page 713

TCC - Timer/Counter for Control Applications on page 765

SERCOM - Serial Communication Interface on page 568

Multiplexed Signals on page 30

40.6.2.5. Filter

By default, the LUT output is a combinatorial function of the LUT inputs. This may cause some short glitches when the inputs change value. These glitches can be removed by clocking through filters, if demanded by application needs.

The Filter Selection bits in LUT Control register (LUTCTRLx.FILTSEL) define the synchronizer or digital filter options. When a filter is enabled, the OUT output will be delayed by two to five GCLK cycles. One APB clock after the corresponding LUT is disabled, all internal filter logic is cleared. **Note:** Events used as LUT input will also be filtered, if the filter is enabled.



43.8.4. Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name:INTENCLROffset:0x04Reset:0x00Property:PAC Write-Protection

Bit	7	6	5	4	3	2	1	0
				WIN0			COMP1	COMP0
Access				R/W			R/W	R/W
Reset				0			0	0

Bit 4 – WIN0: Window 0 Interrupt Enable

Reading this bit returns the state of the Window 0 interrupt enable.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit disables the Window 0 interrupt.

Value	Description
0	The Window 0 interrupt is disabled.
1	The Window 0 interrupt is enabled.

Bits 1,0 – COMPx: Comparator x Interrupt Enable

Reading this bit returns the state of the Comparator x interrupt enable.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit disables the Comparator x interrupt.

Value	Description
0	The Comparator x interrupt is disabled.
1	The Comparator x interrupt is enabled.



	1 – Default value of MANW in NVM.CTRLB is 0. This can lead to spurious writes to the NVM if a data write is done through a pointer with a wrong address corresponding to NVM area. Errata reference: 13134 Fix/Workaround: Set MANW in the NVM.CTRLB to 1 at startup
	 2 – When external reset is active it causes a high leakage current on VDDIO. Errata reference: 13446 Fix/Workaround: Minimize the time external reset is active.
50.1.18. DSU	
	1 – The MBIST ""Pause-on-Error"" feature is not functional on this device. Errata reference: 14324 Fix/Workaround: Do not use the ""Pause-on-Error"" feature.
50.1.19. TCC	
	1 – FCTRLX.CAPTURE[CAPTMARK] does not work as described in the datasheet. CAPTMARK cannot be used to identify captured values triggered by fault inputs source A or B on the same channel. Errata reference: 13316 Fix/Workaround: Use two different channels to timestamp FaultA and FaultB.
	 2 – When clearing STATUS.xxBUFV flag, SYNCBUSY is released before the register is restored to its appropriate value. Errata reference: 15057 Fix/Workaround: To ensure that the register value is properly restored before updating this same register through xx or xxBUF with a new value, the STATUS.xxBUFV flag must be cleared successively two times.
	3 – Advance capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAX DERIV0) doesn't work if an upper channel is not in one of these mode. Example: when CC[0]=CAPTMIN, CC[1]=CAPTMAX, CC[2]=CAPTEN, and CC[3]=CAPTEN, CAPTMIN and CAPTMAX won't work. Errata reference: 14817 Fix/Workaround: Basic capture mode must be set in lower channel and advance capture mode in upper channel.
	Example: CC[0]=CAPTEN , CC[1]=CAPTEN , CC[2]=CAPTMIN, CC[3]=CAPTMAX
	All capture will be done as expected.
	4 – When the circular buffer is enabled, an APB clock is requested to update the corresponding APB register. If all masters in the system (CPU, DMA) are disabled, the APB clock is never provided to the TCC,



53.5. Rev F - 09/2015

Features	Number of PTC channels change from 192 to 169.
Configuration Summary	 Added footnotes explaining which instances of TCs are available for the SAM L21E and G. Number of PTC channels updated. Presentation split in mutual- and self- capacitance.
I/O Multiplexing and Considerations	 Notes added. GPIO Cluster table added. SERCOM Configurations added. Oscillator Pinout: Recommendation for XOSC32 jitter optimization added.
DSU - Device Service Unit	• RESET is active low.
PM – Power Manager	Register SLEEPCFG has reset value 0x2
OSCCTRL – Oscillators Controller	 Register OSC16MCTRL is 8 bit in size DFLL48M drift compensation: Out-Of- Bounds is typically caused by drift of the reference clock.
RTC – Real-Time Counter	No CTRLB register.Editorial updates.
NVMCTRL – Non-Volatile Memory Controller	Register PARAM has device-specific reset value
SERCOM USART – SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter	Register RXPL.RXPL: formula corrected.
TCC – Timer/Counter for Control Applications	 Registers CCBx renamed to CCBUFx Register PATTB renamed to PATTBUF Editorial updates.
ADC – Analog-to-Digital Converter	 Features: Number of analog inputs updated. Updated signal name from ADC to AIN. AREFA/B naming updated to VREFA/B.
USB – Universal Serial Bus	Size of register bit field PCKSIZE.BYTE_COUNT is 14 bit.

