

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, LINbus, SCI, SPI, UART/USART, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.63V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsaml21j16b-mnt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

13.7.12. Peripheral Write Protection Status B

Writing to this register has no effect.

Reading STATUS register returns peripheral write protection status:

	Value		Description							
	0		Periph	eral is not wri	te protected.					
	1		Periph	Peripheral is write protected.						
	Name: Offset: Reset: Property	STATUS 0x38 0x00000 : –	SB 00							
Bit	31		30	29	28	27	26	25	24	
Access Reset										
Bit	23		22	21	20	19	18	17	16	
Access Reset										
Bit	15		14	13	12	11	10	9	8	
Access Reset										
Bit	7		6	5	4	3	2	1	0	
					HMATRIXHS	MTB	NVMCTRL	DSU	USB	
Access					R	R	R	R	R	
Reset					0	0	0	0	0	

Bit 4 – HMATRIXHS: Peripheral HMATRIXHS Write Protection Status

Bit 3 – MTB: Peripheral MTB Write Protection Status

Bit 2 – NVMCTRL: Peripheral NVMCTRLWrite Protection Status

Bit 1 – DSU: Peripheral DSU Write Protection Status

Bit 0 – USB: Peripheral USB Write Protection Status



Name:DATAOffset:0x000CReset:0x0000000Property:PAC Write-Protection

Bit	31	30	29	28	27	26	25	24
				DATA[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DATA[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				DATA	[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			-	DATA	\ [7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 - DATA[31:0]: Data

Memory operation initial value or result value.

17.7. Register Summary

Offset	Name	Bit Pos.								
0x00	CTRLA	7:0								SWRST
0x01										
	Reserved									
0x03										
0x04		7:0	GENCTRL5	GENCTRL4	GENCTRL3	GENCTRL2	GENCTRL1	GENCTRL0		SWRST
0x05	SYNCBUSY	15:8						GENCTRL8	GENCTRL7	GENCTRL6
0x06	CINODOCI	23:16								
0x07		31:24								
0x08										
	Reserved									
0x1F										
0x20		7:0						SRC[4:0]		
0x21	GENCTRLn0	15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x22		23:16				DIV	[7:0]			
0x23		31:24				DIV[15:8]			
0x24		7:0						SRC[4:0]		
0x25	GENCTRI n1	15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x26	GENOTIVEIT	23:16				DIV	[7:0]			
0x27		31:24				DIV[15:8]			
0x28		7:0						SRC[4:0]		
0x29		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x2A	GENETRENZ	23:16	DIV[7:0]							
0x2B		31:24				DIV[15:8]			
0x2C		7:0						SRC[4:0]		
0x2D		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x2E	GENETREIS	23:16	DIV[7:0]							
0x2F		31:24				DIV[15:8]			
0x30		7:0						SRC[4:0]		
0x31		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x32	GENCTREN4	23:16				DIV	[7:0]			
0x33		31:24				DIV[15:8]			
0x34		7:0						SRC[4:0]		
0x35	GENCTRI 25	15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x36	GENCIREID	23:16				DIV	[7:0]			
0x37		31:24				DIV[15:8]			
0x38		7:0						SRC[4:0]		
0x39		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x3A	GENCIKLID	23:16				DIV	[7:0]			
0x3B		31:24				DIV[15:8]			
0x3C		7:0						SRC[4:0]		
0x3D		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x3E	GENCIRLN/	23:16				DIV	[7:0]			
0x3F		31:24				DIV[15:8]			



interrupt sources, the user must read the INTFLAG register to determine which interrupt condition is present.

Related Links

Overview on page 52 PM – Power Manager on page 192 Sleep Mode Controller on page 198

18.6.5. Events

Not applicable.

18.6.6. Sleep Mode Operation

In IDLE sleep mode, the MCLK is still running on the selected main clock.

In STANDBY sleep mode, the MCLK is frozen if no synchronous clock is required.



the backup sleep modes. In backup sleep modes, a different voltage reference is used, which is configured by the BOD33.BKUPLEVEL bits.

When VDD crosses below the brown-out threshold level, the BOD33 can generate either an interrupt, a Reset, or an Automatic Battery Backup Power Switch, depending on the BOD33 Action bit field (BOD33.ACTION).

If VBAT is monitored, the BOD33 compares the voltage with the brown-out threshold level set in the BOD33 Backup Level field in the BOD33 register (BOD33.BKUPLEVEL).

When VBAT crosses below the backup brown-out threshold level, the BOD33 can generate either an interrupt or a Reset.

The BOD33 detection status can be read from the BOD33 Detection bit in the Status register (STATUS.BOD33DET).

At start-up or at Power-On Reset (POR), the BOD33 register values are loaded from the NVM User Row.

Related Links

NVM User Row Mapping on page 47

23.6.5.4. 1.2V Brown-Out Detector (BOD12)

The BOD12 is calibrated in production and its calibration configuration is stored in the NVM User Row. This configuration must not be changed to assure the correct behavior of the BOD12. The BOD12 generates a reset when 1.2V crosses below the preset brown-out level. The BODCORE is always disabled in standby sleep mode.

Related Links

NVM User Row Mapping on page 47

23.6.5.5. Continuous Mode

Continuous mode is the default mode for BOD33.

The BOD33 is continuously monitoring the supply voltage (VDD or VBAT, depending on BOD33.VMON) if it is enabled (BOD33.ENABLE=1) and if the BOD33 Configuration bit in the BOD33 register is cleared (BOD33.ACTCFG=0 for active mode, BOD33.STDBYCFG=0 for standby mode).

23.6.5.6. Sampling Mode

The Sampling Mode is a low-power mode where the BOD33 is being repeatedly enabled on a sampling clock's ticks. The BOD33 will monitor the supply voltage for a short period of time and then go to a low-power disabled state until the next sampling clock tick.

Sampling mode is enabled in Active mode for BOD33 by writing the ACTCFG bit (BOD33.ACTCFG=1). Sampling mode is enabled in Standby mode by writing to the STDBYCFG bit (BOD33.STBYCFG=1). The frequency of the clock ticks (F_{clksampling}) is controlled by the Prescaler Select bit groups in the BOD33 register (BOD33.PSEL).

$$F_{clksampling} = \frac{F_{clkprescaler}}{2^{(\text{PSEL}+1)}}$$

The prescaler signal ($F_{clkprescaler}$) is a 1KHz clock, output by the 32KHz Ultra Low Power Oscillator OSCULP32K.

As the sampling clock is different from the APB clock domain, synchronization among the clocks is necessary. See also Synchronization.

Atmel

23.8.1. Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name:INTENCLROffset:0x00Reset:0x0000000Property:PAC Write-Protection

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
						VCORERDY	APWSRDY	VREGRDY
Access					•	R/W	R/W	R/W
Reset						0	0	0
Bit	7	6	5	4	3	2	1	0
						B33SRDY	BOD33DET	BOD33RDY
Access						R/W	R/W	R/W
Reset						0	0	0

Bit 10 – VCORERDY: VDDCORE Voltage Ready Interrupt Enable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the VDDCORE Ready Interrupt Enable bit, which disables the VDDCORE Ready interrupt.

Value	Description
0	The VDDCORE Ready interrupt is disabled.
1	The VDDCORE Ready interrupt is enabled and an interrupt request will be generated when the VCORERDY Interrupt Flag is set.

Bit 9 – APWSRDY: Automatic Power Switch Ready Interrupt Enable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the Automatic Power Switch Ready Interrupt Enable bit, which disables the Automatic Power Switch Ready interrupt.



23.8.10. Backup Output (BKOUT) Control

Name:BKOUTOffset:0x24Reset:0x0000Property:PAC Write-Protection

Bit	31	30	29	28	27	26	25	24
							RTCT	GL[1:0]
Access							R/W	R/W
Reset							0	0
Bit	23	22	21	20	19	18	17	16
							SET	[1:0]
Access							W	W
Reset							0	0
Bit	15	14	13	12	11	10	9	8
							CLR	[1:0]
Access							W	W
Reset							0	0
Bit	7	6	5	4	3	2	1	0
							EN	[1:0]
Access							R/W	R/W
Reset							0	0

Bits 25:24 – RTCTGL[1:0]: RTC Toggle Output

Value	Description
0	The output will not toggle on RTC event.
1	The output will toggle on RTC event.

Bits 17:16 – SET[1:0]: Set Output

Writing a '0' to a bit has no effect.

Writing a '1' to a bit will set the corresponding output.

Reading this bit returns '0'.

Bits 9:8 – CLR[1:0]: Clear Output

Writing a '0' to a bit has no effect.

Writing a '1' to a bit will clear the corresponding output.

Reading this bit returns '0'.

Bits 1:0 – EN[1:0]: Enable Output



Value	Description
0	Read/write synchronization for COUNT register is complete.
1	Read/write synchronization for COUNT register is ongoing.

Bit 2 – FREQCORR: Frequency Correction Synchronization Busy Status

Value	Description
0	Read/write synchronization for FREQCORR register is complete.
1	Read/write synchronization for FREQCORR register is ongoing.

Bit 1 – ENABLE: Enable Synchronization Busy Status

Value	Description
0	Read/write synchronization for CTRLA.ENABLE bit is complete.
1	Read/write synchronization for CTRLA.ENABLE bit is ongoing.

Bit 0 – SWRST: Software Reset Synchronization Busy Status

Value	Description
0	Read/write synchronization for CTRLA.SWRST bit is complete.
1	Read/write synchronization for CTRLA.SWRST bit is ongoing.







Dynamic Arbitration within a priority level is selected by writing a '1' to PRICTRL0.RRLVLENx.

The dynamic arbitration scheme in the DMAC is round-robin. With the round-robin scheme, the channel number of the last channel being granted access will have the lowest priority the next time the arbiter has to grant access to a channel within the same priority level, as shown in Figure 26-6. The channel number of the last channel being granted access as the active channel is stored in the Level x Channel Priority Number bit group in the Priority Control 0 register (PRICTRL0.LVLPRIx) for the corresponding priority level.





26.6.2.5. Data Transmission

Before the DMAC can perform a data transmission, a DMA channel has to be configured and enabled, its corresponding transfer descriptor has to be initialized, and the arbiter has to grant the DMA channel access as the active channel.

Once the arbiter has granted a DMA channel access as the active channel (refer to Figure 26-1) the transfer descriptor for the DMA channel will be fetched from LP SRAM using the fetch bus, and stored in



Bit 3 – EVIE: Channel Event Input Enable

This bit is available only for the least significant DMA channels. Refer to table: *User Multiplexer Selection* and *Event Generator Selection* of the Event System for details.

Value	Description
0	Channel event action will not be executed on any incoming event.
1	Channel event action will be executed on any incoming event.

Bits 2:0 – EVACT[2:0]: Event Input Action

These bits define the event input action, as shown below. The action is executed only if the corresponding EVIE bit in CHCTRLB register of the channel is set.

These bits are available only for the least significant DMA channels. Refer to table: *User Multiplexer Selection* and *Event Generator Selection* of the Event System for details.

EVACT[2:0]	Name	Description
0x0	NOACT	No action
0x1	TRIG	Normal Transfer and Conditional Transfer on Strobe trigger
0x2	CTRIG	Conditional transfer trigger
0x3	CBLOCK	Conditional block transfer
0x4	SUSPEND	Channel suspend operation
0x5	RESUME	Channel resume operation
0x6	SSKIP	Skip next block suspend action
0x7	-	Reserved



is reset. See the INTFLAG register for details on how to clear interrupt flags. The EIC has one common interrupt request line for all the interrupt sources, and one interrupt request line for the NMI. The user must read the INTFLAG (or NMIFLAG) register to determine which interrupt condition is present.

Note: Interrupts must be globally enabled for interrupt requests to be generated.

Related Links

Processor and Architecture on page 50

27.6.7. Events

The EIC can generate the following output events:

• External event from pin (EXTINTx).

Setting an Event Output Control register (EVCTRL.EXTINTEO) enables the corresponding output event. Clearing this bit disables the corresponding output event. Refer to *Event System* for details on configuring the Event System.

When the condition on pin EXTINTx matches the configuration in the CONFIGn register, the corresponding event is generated, if enabled.

27.6.8. Sleep Mode Operation

In sleep modes, an EXTINTx pin can wake up the device if the corresponding condition matches the configuration in CONFIG0, CONFIG1 register, and the corresponding bit in the Interrupt Enable Set register (INTENSET) is written to '1'.

Figure 27-3. Wake-up Operation Example (High-Level Detection, No Filter, Interrupt Enable Set)



27.6.9. Synchronization

Due to asynchronicity between the main clock domain and the peripheral clock domains, some registers need to be synchronized when written or read.

The following bits are synchronized when written:

- Software Reset bit in control register (CTRLA.SWRST)
- Enable bit in control register (CTRLA.ENABLE)

Required write-synchronization is denoted by the "Write-Synchronized" property in the register description.



several events are output to the same pin, the lowest event line will get the access. All other events will be ignored.

Related Links

EVSYS - Event System on page 544

29.6.5. PORT Access Priority

The PORT is accessed by different systems:

- The ARM[®] CPU through the ARM[®] single-cycle I/O port (IOBUS)
- The ARM[®] CPU through the high-speed matrix and the AHB/APB bridge (APB)
- EVSYS through four asynchronous input events

The following priority is adopted:

- 1. ARM[®] CPU IOBUS (No wait tolerated)
- 2. APB
- 3. EVSYS input events

For input events that require different actions on the same I/O pin, refer to Events.



29.8.4. Data Direction Toggle

This register allows the user to toggle the direction of one or more I/O pins, without doing a read-modifywrite operation. Changes in this register will also be reflected in the Data Direction (DIR), Data Direction Set (DIRSET) and Data Direction Clear (DIRCLR) registers.

Name:DIRTGLOffset:0x0CReset:0x00000000Property:PAC Write-Protection

Bit	31	30	29	28	27	26	25	24
Γ				DIRTG	L[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Γ				DIRTG	L[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				DIRTG	iL[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Γ				DIRTO	GL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – DIRTGL[31:0]: Port Data Direction Toggle

Writing '0' to a bit has no effect.

Writing '1' to a bit will toggle the corresponding bit in the DIR register, which reverses the direction of the I/O pin.

Value	Description
0	The corresponding I/O pin in the PORT group will keep its configuration.
1	The direction of the corresponding I/O pin is toggled.



The following equations calculate the ratio of the incoming data rate and internal receiver baud rate:

$$R_{\text{SLOW}} = \frac{(D+1)S}{S-1+D\cdot S+S_F}$$
, $R_{\text{FAST}} = \frac{(D+2)S}{(D+1)S+S_M}$

- R_{SLOW} is the ratio of the slowest incoming data rate that can be accepted in relation to the receiver baud rate
- *R*_{FAST} is the ratio of the fastest incoming data rate that can be accepted in relation to the receiver baud rate
- *D* is the sum of character size and parity size (*D* = 5 to 10 bits)
- S is the number of samples per bit (S = 16, 8 or 3)
- S_F is the first sample number used for majority voting (S_F = 7, 3, or 2) when CTRLA.SAMPA=0.
- S_M is the middle sample number used for majority voting (S_M = 8, 4, or 2) when CTRLA.SAMPA=0.

The recommended maximum Rx Error assumes that the receiver and transmitter equally divide the maximum total error. Its connection to the SERCOM Receiver error acceptance is depicted in this figure:

Figure 32-5. USART Rx Error Calculation



The recommendation values in the table above accommodate errors of the clock source and the baud generator. The following figure gives an example for a baud rate of 3Mbps:

Figure 32-6. USART Rx Error Calculation Example



Larger Transmitter Errors are acceptable but must lie within the Accepted Receiver Error.

Related Links

Clock Generation – Baud-Rate Generator on page 572 Asynchronous Arithmetic Mode BAUD Value Selection on page 573

32.6.3. Additional Features

32.6.3.1. Parity

Even or odd parity can be selected for error checking by writing 0x1 to the Frame Format bit field in the Control A register (CTRLA.FORM).



34.8.1. Control A

Name:CTRLAOffset:0x00Reset:0x00000000Property:PAC Write-Protection, Enable-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
		LOWTOUT			SCLSM		SPEE	D[1:0]
Access		R/W			R/W		R/W	R/W
Reset		0			0		0	0
Bit	23	22	21	20	19	18	17	16
	SEXTTOEN		SDAHC	DLD[1:0]				PINOUT
Access	R/W		R/W	R/W				R/W
Reset	0		0	0				0
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
	RUNSTDBY				MODE[2:0]		ENABLE	SWRST
Access	R/W			R/W	R/W	R/W	R/W	R/W
Reset	0			0	0	0	0	0

Bit 30 - LOWTOUT: SCL Low Time-Out

This bit enables the SCL low time-out. If SCL is held low for 25ms-35ms, the slave will release its clock hold, if enabled, and reset the internal state machine. Any interrupt flags set at the time of time-out will remain set.

Value	Description
0	Time-out disabled.
1	Time-out enabled.

Bit 27 – SCLSM: SCL Clock Stretch Mode

This bit controls when SCL will be stretched for software interaction.

This bit is not synchronized.

Value	Description
0	SCL stretch according to Figure 34-9
1	SCL stretch only after ACK bit according to Figure 34-10

Bits 25:24 – SPEED[1:0]: Transfer Speed

These bits define bus speed.

These bits are not synchronized.

Atmel

Value	Description
0	General call address recognition disabled.
1	General call address recognition enabled.



35.8.8. Status

Name:STATUSOffset:0x0BReset:0x01Property:Write-Synchronized

Bit	7	6	5	4	3	2	1	0
			CCBUFV1	CCBUFV0	PERBUFV		SLAVE	STOP
Access			R/W	R/W	R/W		R	R
Reset			0	0	0		0	1

Bit 3 – PERBUFV: Period Buffer Valid

This bit is set when a new value is written to the PERBUF register. The bit is cleared by writing '1' to the corresponding location when CTRLB.LUPD is set, or automatically cleared by hardware on UPDATE condition. This bit is available only in 8-bit mode and will always read zero in 16- and 32-bit modes.

Bit 1 – SLAVE: Slave Status Flag

This bit is only available in 32-bit mode on the slave TC (i.e., TC1 and/or TC3). The bit is set when the associated master TC (TC0 and TC2, respectively) is set to run in 32-bit mode.

Bit 0 – STOP: Stop Status Flag

This bit is set when the TC is disabled, on a Stop command, or on an overflow/underflow condition when the One-Shot bit in the Control B Set register (CTRLBSET.ONESHOT) is '1'.

Value	Description	
0	Counter is running.	
1	Counter is stopped.	

Bits 5,4 – CCBUFVx: Channel x Compare or Capture Buffer Valid [x = 1..0]

For a compare channel x, the bit x is set when a new value is written to the corresponding CCBUFx register.

The bit x is cleared by writing a '1' to it when CTRLB.LUPD is set, or it is cleared automatically by hardware on UPDATE condition.

For a capture channel x, the bit x is set when a valid capture value is stored in the CCBUFx register. The bit x is cleared automatically when the CCx register is read.



Signal	Description	Туре
OA1NEG	OPAMP1 negative input	Analog input
OA2POS	OPAMP2 positive input	Analog input
OA2NEG	OPAMP2 negative input	Analog input
OA0OUT	OPAMP0 output	Analog output
OA1OUT	OPAMP1 output	Analog output
OA2OUT	OPAMP2 output	Analog output

One signal can be mapped on several pins.



Important:

When an analog peripheral is enabled, the analog output of the peripheral will interfere with the alternative functions of the output pads. This is also true even when the peripheral is used for internal purposes.

Analog inputs do not interfere with alternative pad functions.

Related Links

I/O Multiplexing and Considerations on page 30

41.5. Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

41.5.1. I/O Lines

Using the OPAMP I/O lines requires the I/O pins to be configured. Refer to the *PORT - I/O Pin Controller* chapter for details.

41.5.2. Power Management

The OPAMP can operate in idle and standby sleep mode, according to the settings of the Run in Standby and On Demand bits in the OPAMP Control x registers (OPAMPCTRLx.RUNSTDBY and OPAMPCTRLx.ONDEMAND), as well as the Enable bit in the Control A register (CTRLA.ENABLE). Refer to *PM* – *Power Manager* for details on the different sleep modes.

Related Links

PM – Power Manager on page 192

41.5.3. Clocks

The OPAMP bus clock (CLK_OPAMP_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_OPAMP_APB can be found in the *Peripheral Clock Masking*.

A clock (CLK_ULP32K) is required by the voltage doubler for low voltage operation (VCC < 2.5V). The CLK_ULP32K is a 32KHz clock which is provided by the OSCULP32K oscillator in the OSC32KCTRL module.

Related Links

Peripheral Clock Masking on page 157



Value	Description
0	The ADC is disabled.
1	The ADC is enabled.

Bit 0 – SWRST: Software Reset

Writing a '0' to this bit has no effect.

Writing a '1' to this bit resets all registers in the ADC, except DBGCTRL, to their initial state, and the ADC will be disabled.

Writing a '1' to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

Value	Description
0	There is no reset operation ongoing.
1	The reset operation is ongoing.



Symbol	Parameters	Conditions	Min.	Тур.	Max.	Unit
	Integrated Noise, BW=[0.1Hz-1MHz], 16X gain - VOUT=1V	Mode 3	-	262	-	μVrms
		Mode 2	-	247	-	-
		Mode 1	-	235	-	
		Mode 0	-	235	-	

Note: 1. These values are based on simulation. They are not covered by production test limits or characterization.

46.11. NVM Characteristics

Table 46-39. NVM Max Speed Characteristics

	Conditions	CPU Fmax (MHz)					
		0WS	1WS	2WS	3WS		
PL0 (-40/85°C)	V _{DDIN} >1.6 V	6	12	12	12		
	V _{DDIN} >2.7 V	7.5	12	12	12		
PL2 (-40/85°C)	V _{DDIN} >1.6 V	14	28	42	48		
	V _{DDIN} >2.7 V	24	45	48	48		

Table 46-40. NVM Timing Characteristics

Symbol	Timings	Мах	Units
t _{FPP}	Page Write ⁽¹⁾	2.5	ms
t _{FRE}	Row erase ⁽¹⁾	6	

Note:

- 1. These values are based on simulation. They are not covered by production test limits or characterization.
- 2. For this Flash technology, a maximum number of 8 consecutive writes is allowed per row. Once this number is reached, a row erase is mandatory.

Table 46-41. NVM Reliability Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
Ret _{NVM25k}	Retention after up to 25k	Average ambient 55°C	10	50	-	Years
Ret _{NVM2.5k}	Retention after up to 2.5k	Average ambient 55°C	20	100	-	Years
Ret _{NVM100}	Retention after up to 100	Average ambient 55°C	25	>100	-	Years
Cyc _{NVM}	Cycling Endurance ⁽¹⁾	-40°C < Ta < 85°C	25K	100K	-	Cycles

Note: 1. An endurance cycle is a write and an erase operation.

