

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	LINbus
Peripherals	LVD, POR, PWM
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908ql4mdt



Table of Content	

3.3.4.4 3.3.4.5	Code Width and Quantization Error	
3.3.4.6	Code Jitter, Non-Monotonicity and Missing Codes	
3.4	Interrupts	
3.5	Low-Power Modes	
3.5.1	Wait Mode	
3.5.2	Stop Mode	
3.6	ADC10 During Break Interrupts	
3.7	I/O Signals	
3.7.1	ADC10 Analog Power Pin (VDDA).	
3.7.2	ADC10 Analog Ground Pin (VSSA)	51
3.7.3	ADC10 Voltage Reference High Pin (VREFH)	
3.7.4	ADC10 Voltage Reference Low Pin (VREFL)	
3.7.5	ADC10 Channel Pins (ADn)	
3.8	Registers	
3.8.1	ADC10 Status and Control Register	
3.8.2 3.8.3	ADC10 Result Law Register (ADRI.)	
3.8.4	ADC10 Result Low Register (ADRL)	
5.0.4	ADOTO Clock Negister (ADOLN)	J
	Chapter 4	
	Auto Wakeup Module (AWU)	
4.1	Introduction	57
4.2	Features	57
4.3	Functional Description	58
4.4	Interrupts	58
4.5	Low-Power Modes	59
4.5.1	Wait Mode	
4.5.2	Stop Mode	59
4.6	Registers	59
4.6.1	Port A I/O Register	
4.6.2	Keyboard Status and Control Register	
4.6.3	Keyboard Interrupt Enable Register	
4.6.4	Configuration Register 2	
4.6.5	Configuration Register 1	וט
	Chapter 5	
	Configuration Register (CONFIG)	
5.1	Introduction	63
5.2	Functional Description	
		_
	Chapter 6	
	Computer Operating Properly (COP)	
6.1	Introduction	
6.2	Functional Description	
6.3	I/O Signals	68

MC68HC908QL4 Data Sheet, Rev. 8



Table of Contents

13.4	Reset and System Initialization	120
13.4.1	External Pin Reset	
13.4.2	Active Resets from Internal Sources	
13.4.2.1	Power-On Reset	121
13.4.2.2		
13.4.2.3		
13.4.2.4		
13.4.2.5		
13.5	SIM Counter	
13.5.1	SIM Counter During Power-On Reset	
13.5.2	SIM Counter During Stop Mode Recovery	
13.5.3	SIM Counter and Reset States	
13.6	Exception Control	
13.6.1	Interrupts	
13.6.1.1	\cdot	
13.6.1.2	· · · · · · · · · · · · · · · · · · ·	
13.6.2	Interrupt Status Registers	127
13.6.2.1		
13.6.2.2	Interrupt Status Register 3	128
13.6.3	Reset	128
13.6.4	Break Interrupts	128
13.6.5	Status Flag Protection in Break Mode	128
13.7	Low-Power Modes	128
13.7.1	Wait Mode	129
13.7.2	Stop Mode	130
13.8	SIM Registers	131
13.8.1	SIM Reset Status Register	131
13.8.2	Break Flag Control Register	132
	A I 1 14	
	Chapter 14	
	Slave LIN Interface Controller (SLIC) Module	
	ntroduction	
14.2	Features	133
14.3	Functional Description	135
14.4	Interrupts	136
14.5	Modes of Operation	136
14.5.1	Power Off	
14.5.2	Reset	
14.5.3	SLIC Disabled	137
14.5.4	SLIC Run	137
14.5.5	SLIC Wait	
14.5.6	Wakeup from SLIC Wait with CPU in WAIT	137
14.5.7	SLIC Stop	
14.5.8	Normal and Emulation Mode Operation	
14.5.9	Special Mode Operation.	
14.5.10	· ·	138
146	SLIC During Break Interrupts	138

MC68HC908QL4 Data Sheet, Rev. 8



Chapter 1 General Description

1.1 Introduction

The MC68HC908QL4 is a member of the low-cost, high-performance M68HC08 family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

1.2 Features

Features include:

- High-performance M68HC08 CPU core
- Fully upward-compatible object code with M68HC05 Family
- 5-V and 3.3-V operating voltages (V_{DD})
- 8-MHz internal bus operation at 5 V, 4-MHz at 3.3 V
- Software configurable input clock from either internal or external source
- Trimmable internal oscillator
 - Selectable 1 MHz, 2 MHz, or 3.2MHz or 6.4 MHz internal bus operation
 - 8-bit trim capability
 - Trimmable to approximately 0.4%⁽¹⁾
 - ± 25% untrimmed
- Software selectable crystal oscillator range, 32–100 kHz, 1–8 MHz, and 8–32 MHz
- Auto wakeup from STOP capability using dedicated internal 32-kHz RC or bus clock source
- On-chip in-application programmable FLASH memory
 - Internal program/erase voltage generation
 - Monitor ROM containing user callable program/erase routines
 - FLASH security⁽²⁾
- On-chip random-access memory (RAM)

^{1.} See 17.11 Oscillator Characteristics for internal oscillator specifications

^{2.} No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.



Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	SLIC Data Register 6	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$004A	(SLCD6)	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	See page 149.	Reset:	0	0	0	0	0	0	0	0
	SLIC Data Register 5	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$004B	(SLCD5)	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	See page 149.	Reset:	0	0	0	0	0	0	0	0
	SLIC Data Register 4	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$004C	(SLCD4)	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	See page 149.	Reset:	0	0	0	0	0	0	0	0
	SLIC Data Register 3	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$004D	(SLCD3)	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	See page 149.	Reset:	0	0	0	0	0	0	0	0
	SLIC Data Register 2	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$004E	(SLCD2)	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	See page 149.	Reset:	0	0	0	0	0	0	0	0
	SLIC Data Register 1	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$004F	(SLCD1)	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	See page 149.	Reset:	0	0	0	0	0	0	0	0
	SLIC Data Register 0	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$0050	(SLCD0)	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	See page 149.	Reset:	0	0	0	0	0	0	0	0
\$0051 ↓ \$005F	Reserved									
\$FE00	Break Status Register (BSR)	Read: Write:	R	R	R	R	R	R	SBSW See note 1	R
	See page 191.	Reset:	1. Writing a () clears SBS\	N.				0	
	SIM Reset Status Register	Read:	POR	PIN	COP	ILOP	ILAD	MODRST	LVI	0
\$FE01	(SRSR)	Write:								
	See page 131.	POR:	1	0	0	0	0	0	0	0
	Break Auxiliary	Read:	0	0	0	0	0	0	0	DDCCD
\$FE02	Register (BRKAR)	Write:								BDCOP
	See page 191.	Reset:	0	0	0	0	0	0	0	0
				= Unimplem	ented	R	= Reserved	U = Una	ffected	
		L		J		L	4			

Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 7)

MC68HC908QL4 Data Sheet, Rev. 8



2.6.3 FLASH Mass Erase Operation

Use the following procedure to erase the entire FLASH memory to read as a 1:

- 1. Set both the ERASE bit and the MASS bit in the FLASH control register.
- 2. Read the FLASH block protect register.
- 3. Write any data to any FLASH address⁽¹⁾ within the FLASH memory address range.
- 4. Wait for a time, t_{NVS}.
- 5. Set the HVEN bit.
- 6. Wait for a time, t_{MErase}.
- 7. Clear the ERASE and MASS bits.

NOTE

Mass erase is disabled whenever any block is protected (FLBPR does not equal \$FF).

- 8. Wait for a time, t_{NVHL}.
- 9. Clear the HVEN bit.
- 10. After time, t_{RCV}, the memory can be accessed in read mode again.

NOTE

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order as shown, other unrelated operations may occur between the steps.

CAUTION

A mass erase will erase the internal oscillator trim value at \$FFC0.

MC68HC908QL4 Data Sheet, Rev. 8

When in monitor mode, with security sequence failed (see 16.3.2 Security), write to the FLASH block protect register instead of any FLASH address.



Memory

2.6.4 FLASH Program Operation

Programming of the FLASH memory is done on a row basis. A row consists of 32 consecutive bytes starting from addresses \$XX00, \$XX20, \$XX40, \$XX60, \$XX80, \$XXA0, \$XXC0, or \$XXE0. Use the following step-by-step procedure to program a row of FLASH memory

Figure 2-4 shows a flowchart of the programming algorithm.

NOTE

Do not program any byte in the FLASH more than once after a successful erase operation. Reprogramming bits to a byte which is already programmed is not allowed without first erasing the page in which the byte resides or mass erasing the entire FLASH memory. Programming without first erasing may disturb data stored in the FLASH.

- 1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
- 2. Read the FLASH block protect register.
- 3. Write any data to any FLASH location within the address range desired.
- Wait for a time, t_{NVS}.
- 5. Set the HVEN bit.
- 6. Wait for a time, t_{PGS}.
- 7. Write data to the FLASH address being programmed⁽¹⁾.
- 8. Wait for time, t_{PROG}.
- 9. Repeat step 7 and 8 until all desired bytes within the row are programmed.
- 10. Clear the PGM bit (1).
- 11. Wait for time, t_{NVH}.
- 12. Clear the HVEN bit.
- 13. After time, t_{RCV}, the memory can be accessed in read mode again.

NOTE

The COP register at location \$FFFF should not be written between steps 5-12, when the HVEN bit is set. Since this register is located at a valid FLASH address, unpredictable behavior may occur if this location is written while HVEN is set.

This program sequence is repeated throughout the memory until all data is programmed.

NOTE

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order shown, other unrelated operations may occur between the steps. Do not exceed t_{PROG} maximum, see 17.15 Memory Characteristics.

MC68HC908QL4 Data Sheet, Rev. 8

^{1.} The time between each FLASH address change, or the time between the last FLASH address programmed to clearing PGM bit, must not exceed the maximum programming time, t_{PROG} maximum.



Analog-to-Digital Converter (ADC10) Module

3.3.4 Sources of Error

Several sources of error exist for ADC conversions. These are discussed in the following sections.

3.3.4.1 Sampling Error

For proper conversions, the input must be sampled long enough to achieve the proper accuracy. Given the maximum input resistance of approximately 15 k Ω and input capacitance of approximately 10 pF, sampling to within

1/4LSB (at 10-bit resolution) can be achieved within the minimum sample window (3.5 cycles / 2 MHz maximum ADCK frequency) provided the resistance of the external analog source (R_{AS}) is kept below 10 k Ω . Higher source resistances or higher-accuracy sampling is possible by setting ADLSMP (to increase the sample window to 23.5 cycles) or decreasing ADCK frequency to increase sample time.

3.3.4.2 Pin Leakage Error

Leakage on the I/O pins can cause conversion error if the external analog source resistance (R_{AS}) is high. If this error cannot be tolerated by the application, keep R_{AS} lower than V_{ADVIN} / (4096*I_{Leak}) for less than 1/4LSB leakage error (at 10-bit resolution).

3.3.4.3 Noise-Induced Errors

System noise which occurs during the sample or conversion process can affect the accuracy of the conversion. The ADC10 accuracy numbers are guaranteed as specified only if the following conditions are met:

- There is a 0.1μF low-ESR capacitor from V_{REFH} to V_{REFL} (if available).
- There is a $0.1\mu F$ low-ESR capacitor from V_{DDA} to V_{SSA} (if available).
- If inductive isolation is used from the primary supply, an additional $1\mu F$ capacitor is placed from V_{DDA} to V_{SSA} (if available).
- V_{SSA} and V_{REFL} (if available) is connected to V_{SS} at a quiet point in the ground plane.
- The MCU is placed in wait mode immediately after initiating the conversion (next instruction after write to ADCSC).
- There is no I/O switching, input or output, on the MCU during the conversion.

There are some situations where external system activity causes radiated or conducted noise emissions or excessive V_{DD} noise is coupled into the ADC10. In these cases, or when the MCU cannot be placed in wait or I/O activity cannot be halted, the following recommendations may reduce the effect of noise on the accuracy:

- Place a 0.01 μF capacitor on the selected input channel to V_{REFL} or V_{SSA} (if available). This will
 improve noise issues but will affect sample rate based on the external analog source resistance.
- Operate the ADC10 in stop mode by setting ACLKEN, selecting the channel in ADCSC, and executing a STOP instruction. This will reduce V_{DD} noise but will increase effective conversion time due to stop recovery.
- Average the input by converting the output many times in succession and dividing the sum of the results. Four samples are required to eliminate the effect of a 1LSB, one-time error.
- Reduce the effect of synchronous noise by operating off the asynchronous clock (ACLKEN=1) and averaging. Noise that is synchronous to the ADCK cannot be averaged out.



Auto Wakeup Module (AWU)

4.6.2 Keyboard Status and Control Register

The keyboard status and control register (KBSCR):

- Flags keyboard/auto wakeup interrupt requests
- Acknowledges keyboard/auto wakeup interrupt requests
- Masks keyboard/auto wakeup interrupt requests




Figure 4-3. Keyboard Status and Control Register (KBSCR)

Bits 7-4 — Not used

These read-only bits always read as 0s.

KEYF — Keyboard Flag Bit

This read-only bit is set when a keyboard interrupt is pending on port A or auto wakeup. Reset clears the KEYF bit.

- 1 = Keyboard/auto wakeup interrupt pending
- 0 = No keyboard/auto wakeup interrupt pending

ACKK — Keyboard Acknowledge Bit

Writing a 1 to this write-only bit clears the keyboard/auto wakeup interrupt request on port A and auto wakeup logic. ACKK always reads as 0. Reset clears ACKK.

IMASKK— Keyboard Interrupt Mask Bit

Writing a 1 to this read/write bit prevents the output of the keyboard interrupt mask from generating interrupt requests on port A or auto wakeup. Reset clears the IMASKK bit.

- 1 = Keyboard/auto wakeup interrupt requests masked
- 0 = Keyboard/auto wakeup interrupt requests not masked

NOTE

MODEK is not used in conjuction with the auto wakeup feature. To see a description of this bit, see 9.8.1 Keyboard Status and Control Register (KBSCR).

4.6.3 Keyboard Interrupt Enable Register

The keyboard interrupt enable register (KBIER) enables or disables the auto wakeup to operate as a keyboard/auto wakeup interrupt input.




Figure 4-4. Keyboard Interrupt Enable Register (KBIER)

MC68HC908QL4 Data Sheet, Rev. 8



AWUIE — Auto Wakeup Interrupt Enable Bit

This read/write bit enables the auto wakeup interrupt input to latch interrupt requests. Reset clears AWUIE.

- 1 = Auto wakeup enabled as interrupt input
- 0 = Auto wakeup not enabled as interrupt input

NOTE

KBIE5–KBIE0 bits are not used in conjuction with the auto wakeup feature. To see a description of these bits, see 9.8.2 Keyboard Interrupt Enable Register (KBIER).

4.6.4 Configuration Register 2

The configuration register 2 (CONFIG2), is used to allow the bus clock source to run in STOP. In this case, the clock, BUSCLKX2 will be used to drive the AWU request generator.




Figure 4-5. Configuration Register 2 (CONFIG2)

OSCENINSTOP — Oscillator Enable in Stop Mode Bit

OSCENINSTOP, when set, will allow the bus clock source (BUSCLKX2) to generate clocks for the AWU in stop mode. See 11.8.1 Oscillator Status and Control Register for information on enabling the external clock sources.

- 1 = Oscillator enabled to operate during stop mode
- 0 = Oscillator disabled during stop mode

NOTE

IRQPUD, IRQEN, and RSTEN bits are not used in conjuction with the auto wakeup feature. To see a description of these bits, see Chapter 5 Configuration Register (CONFIG).

4.6.5 Configuration Register 1

The configuration register 1 (CONFIG1), is used to select the period for the AWU. The timeout will be based on the COPRS bit along with the clock source for the AWU.




Figure 4-6. Configuration Register 1 (CONFIG1)



Computer Operating Properly (COP)

The COP counter is a free-running 6-bit counter preceded by the 12-bit system integration module (SIM) counter. If not cleared by software, the COP counter overflows and generates an asynchronous reset after 262,128 or 8176 BUSCLKX4 cycles; depending on the state of the COP rate select bit, COPRS, in configuration register 1. With a 262,128 BUSCLKX4 cycle overflow option, the internal 12.8-MHz oscillator gives a COP timeout period of 20.48 ms. Writing any value to location \$FFFF before an overflow occurs prevents a COP reset by clearing the COP counter and stages 12–5 of the SIM counter.

NOTE

Service the COP immediately after reset and before entering or after exiting stop mode to guarantee the maximum time before the first COP counter overflow.

A COP reset pulls the \overline{RST} pin low (if the RSTEN bit is set in the CONFIG1 register) for $32 \times BUSCLKX4$ cycles and sets the COP bit in the reset status register (RSR). See 13.8.1 SIM Reset Status Register.

NOTE

Place COP clearing instructions in the main program and not in an interrupt subroutine. Such an interrupt subroutine could keep the COP from generating a reset even while the main program is not working properly.

6.3 I/O Signals

The following paragraphs describe the signals shown in Figure 6-1.

6.3.1 BUSCLKX4

BUSCLKX4 is the oscillator output signal. BUSCLKX4 frequency is equal to the crystal frequency or the RC-oscillator frequency.

6.3.2 STOP Instruction

The STOP instruction clears the SIM counter.

6.3.3 COPCTL Write

Writing any value to the COP control register (COPCTL) (see Figure 6-2) clears the COP counter and clears stages 12–5 of the SIM counter. Reading the COP control register returns the low byte of the reset vector.

6.3.4 Power-On Reset

The power-on reset (POR) circuit in the SIM clears the SIM counter $4096 \times BUSCLKX4$ cycles after power up.

6.3.5 Internal Reset

An internal reset clears the SIM counter and the COP counter.

6.3.6 COPD (COP Disable)

The COPD signal reflects the state of the COP disable bit (COPD) in the configuration register (CONFIG). See Chapter 5 Configuration Register (CONFIG).

MC68HC908QL4 Data Sheet, Rev. 8



Central Processor Unit (CPU)

7.3.5 Condition Code Register

The 8-bit condition code register contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits 6 and 5 are set permanently to 1. The following paragraphs describe the functions of the condition code register.




Figure 7-6. Condition Code Register (CCR)

V — Overflow Flag

The CPU sets the overflow flag when a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag.

- 1 = Overflow
- 0 = No overflow

H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C flags to determine the appropriate correction factor.

- 1 = Carry between bits 3 and 4
- 0 = No carry between bits 3 and 4

I — Interrupt Mask

When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the interrupt vector is fetched.

- 1 = Interrupts disabled
- 0 = Interrupts enabled

NOTE

To maintain M6805 Family compatibility, the upper byte of the index register (H) is not stacked automatically. If the interrupt service routine modifies H, then the user must stack and unstack H using the PSHH and PULH instructions.

After the I bit is cleared, the highest-priority interrupt request is serviced first.

A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack and restores the interrupt mask from the stack. After any reset, the interrupt mask is set and can be cleared only by the clear interrupt mask software instruction (CLI).

N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result.

- 1 = Negative result
- 0 = Non-negative result



Central Processor Unit (CPU)

Table 7-1. Instruction Set Summary (Sheet 5 of 6)

Source	Operation	Description				ec			Address Mode	Opcode	Operand	es
Form	operation .	Boothplion	٧	Н	I	N	z	С	Add	Opc	Ope	Cycles
PULA	Pull A from Stack	$SP \leftarrow (SP + 1); Pull (A)$	-	-	-	-	-	-	INH	86		2
PULH	Pull H from Stack	SP ← (SP + 1); Pull (H)	-	-	-	-	-	-	INH	8A		2
PULX	Pull X from Stack	$SP \leftarrow (SP + 1); Pull(X)$	_	_	_	-	-	-	INH	88		2
ROL opr ROLA ROLX ROL opr,X ROL ,X ROL opr,SP	Rotate Left through Carry	b7 b0	1		_	1	‡	1	DIR INH INH IX1 IX SP1	39 49 59 69 79 9E69	dd ff ff	4 1 1 4 3 5
ROR opr RORA RORX ROR opr,X ROR ,X ROR opr,SP	Rotate Right through Carry	b7 b0	1	-	_	‡	1	1	DIR INH INH IX1 IX SP1	36 46 56 66 76 9E66	dd ff ff	4 1 1 4 3 5
RSP	Reset Stack Pointer	SP ← \$FF	-	-	-	-	-	-	INH	9C		1
RTI	Return from Interrupt	$\begin{array}{c} SP \leftarrow (SP) + 1; Pull (CCR) \\ SP \leftarrow (SP) + 1; Pull (A) \\ SP \leftarrow (SP) + 1; Pull (X) \\ SP \leftarrow (SP) + 1; Pull (PCH) \\ SP \leftarrow (SP) + 1; Pull (PCL) \end{array}$	1	1	ţ	ţ	1	ţ	INH	80		7
RTS	Return from Subroutine	$SP \leftarrow SP + 1$; Pull (PCH) $SP \leftarrow SP + 1$; Pull (PCL)	-	-	_	-	-	-	INH	81		4
SBC #opr SBC opr SBC opr,X SBC opr,X SBC opr,X SBC opr,SP SBC opr,SP	Subtract with Carry	$A \leftarrow (A) - (M) - (C)$	1	_	_	ţ	‡	1	IMM DIR EXT IX2 IX1 IX SP1 SP2	A2 B2 C2 D2 E2 F2 9EE2 9ED2		23443245
SEC	Set Carry Bit	C ← 1	-	_	_	-	_	1	INH	99		1
SEI	Set Interrupt Mask	I ← 1	-	_	1	-	_	_	INH	9B		2
STA opr STA opr, STA opr,X STA opr,X STA ,X STA opr,SP STA opr,SP	Store A in M	M ← (A)	0	_	_	ţ	1	_	DIR EXT IX2 IX1 IX SP1 SP2	B7 C7 D7 E7 F7 9EE7 9ED7	dd hh II ee ff ff ff ee ff	3 4 4 3 2 4 5
STHX opr	Store H:X in M	(M:M + 1) ← (H:X)	0	_	_	1	1	-	DIR	35	dd	4
STOP	Enable Interrupts, Stop Processing, Refer to MCU Documentation	$I \leftarrow 0$; Stop Processing	-	-	0	-	-	-	INH	8E		1
STX opr STX opr STX opr,X STX opr,X STX ,X STX opr,SP STX opr,SP	Store X in M	$M \leftarrow (X)$	0	_	_	1	‡	_	DIR EXT IX2 IX1 IX SP1 SP2	BF CF DF EF FF 9EEF 9EDF		3 4 4 3 2 4 5
SUB #opr SUB opr SUB opr, SUB opr,X SUB opr,X SUB,X SUB opr,SP SUB opr,SP	Subtract	$A \leftarrow (A) - (M)$	1	_	_	1	‡	‡	IMM DIR EXT IX2 IX1 IX SP1 SP2	A0 B0 C0 D0 E0 F0 9EE0 9ED0		2 3 4 4 3 2 4 5

MC68HC908QL4 Data Sheet, Rev. 8

Table 7-2. Opcode Map

	Bit Mani	pulation	Branch			Read-Mod	dify-Write			Cor	ntrol -	Register/Memory							
	DIR	DIR	REL	DIR	INH	INH	IX1	SP1	IX	INH	INH	IMM DIR EXT IX2 SP2 I						SP1	IX
MSB LSB	0	1	2	3	4	5	6	9E6	7	8	9	A	В	O	D	9ED	E	9EE	F
0	_	BSET0 2 DIR			1 NEGA 1 INH	1 NEGX 1 INH	4 NEG 2 IX1		3 NEG 1 IX	7 RTI 1 INH			3 SUB 2 DIR		4 SUB 3 IX2	5 SUB 4 SP2		4 SUB 3 SP1	
1		4 BCLR0 2 DIR		5 CBEQ 3 DIR	_	CBEQX 3 IMM	5 CBEQ 3 IX1+	6 CBEQ 4 SP1	4 CBEQ 2 IX+	4 RTS 1 INH			3 CMP 2 DIR		4 CMP 3 IX2	5 CMP 4 SP2		4 CMP 3 SP1	CMP 1 IX
2		4 BSET1 2 DIR			5 MUL 1 INH	7 DIV 1 INH	3 NSA 1 INH		2 DAA 1 INH		3 BGT 2 REL			4 SBC 3 EXT	4 SBC 3 IX2	5 SBC 4 SP2		4 SBC 3 SP1	SBC 1 IX
3		4 BCLR1 2 DIR		COM 2 DIR	COMA 1 INH	COMX 1 INH	4 COM 2 IX1	5 COM 3 SP1	COM 1 IX	9 SWI 1 INH		CPX 2 IMM		4 CPX 3 EXT		5 CPX 4 SP2		4 CPX 3 SP1	CPX 1 IX
4		BSET2 2 DIR			1 LSRA 1 INH	1 LSRX 1 INH		5 LSR 3 SP1	3 LSR 1 IX	2 TAP 1 INH	2 TXS 1 INH	2 AND 2 IMM		4 AND 3 EXT		5 AND 4 SP2		4 AND 3 SP1	AND 1 IX
5		4 BCLR2 2 DIR		4 STHX 2 DIR		4 LDHX 2 DIR	3 CPHX 3 IMM		4 CPHX 2 DIR	1 TPA 1 INH	2 TSX 1 INH		3 BIT 2 DIR	4 BIT 3 EXT			3 BIT 2 IX1	4 BIT 3 SP1	BIT 1 IX
6		BSET3 2 DIR		4 ROR 2 DIR	1 RORA 1 INH	1 RORX 1 INH		5 ROR 3 SP1	3 ROR 1 IX	2 PULA 1 INH			3 LDA 2 DIR	4 LDA 3 EXT		5 LDA 4 SP2		4 LDA 3 SP1	2 LDA 1 IX
7		4 BCLR3 2 DIR			1 ASRA 1 INH	1 ASRX 1 INH		5 ASR 3 SP1	3 ASR 1 IX	2 PSHA 1 INH	1 TAX 1 INH	AIS 2 IMM				5 STA 4 SP2		4 STA 3 SP1	2 STA 1 IX
8	-	4 BSET4 2 DIR			1 LSLA 1 INH	1 LSLX 1 INH		5 LSL 3 SP1	3 LSL 1 IX	2 PULX 1 INH	1 CLC 1 INH			4 EOR 3 EXT		5 EOR 4 SP2		4 EOR 3 SP1	EOR 1 IX
9	_	4 BCLR4 2 DIR		4 ROL 2 DIR	1 ROLA 1 INH	1 ROLX 1 INH	4 ROL 2 IX1	5 ROL 3 SP1	3 ROL 1 IX	PSHX 1 INH	SEC 1 INH	ADC 2 IMM	3 ADC 2 DIR	4 ADC 3 EXT	4 ADC 3 IX2	5 ADC 4 SP2		4 ADC 3 SP1	ADC 1 IX
Α	5 BRSET5 3 DIR	4 BSET5 2 DIR	3 BPL 2 REL	4 DEC 2 DIR	1 DECA 1 INH	1 DECX 1 INH	4 DEC 2 IX1	5 DEC 3 SP1	3 DEC 1 IX	2 PULH 1 INH	2 CLI 1 INH	ORA 2 IMM	3 ORA 2 DIR	4 ORA 3 EXT	4 ORA 3 IX2	5 ORA 4 SP2	3 ORA 2 IX1	4 ORA 3 SP1	ORA 1 IX
В	_	4 BCLR5 2 DIR		5 DBNZ 3 DIR	3 DBNZA 2 INH	3 DBNZX 2 INH	5 DBNZ 3 IX1	6 DBNZ 4 SP1	4 DBNZ 2 IX	2 PSHH 1 INH	2 SEI 1 INH	2 ADD 2 IMM		4 ADD 3 EXT	4 ADD 3 IX2	5 ADD 4 SP2		4 ADD 3 SP1	
С		BSET6 2 DIR			1 INCA 1 INH	1 INCX 1 INH		5 INC 3 SP1	INC 1 IX	1 CLRH 1 INH	1 RSP 1 INH		2 JMP 2 DIR	3 JMP 3 EXT			3 JMP 2 IX1		JMP 1 IX
D	5 BRCLR6 3 DIR	4 BCLR6 2 DIR		3 TST 2 DIR		1 TSTX 1 INH		4 TST 3 SP1	TST 1 IX		1 NOP 1 INH		4 JSR 2 DIR				5 JSR 2 IX1		JSR 1 IX
E		4 BSET7 2 DIR			5 MOV 3 DD	4 MOV 2 DIX+	4 MOV 3 IMD		4 MOV 2 IX+D	1 STOP 1 INH	*	2 LDX 2 IMM				5 LDX 4 SP2		4 LDX 3 SP1	LDX 1 IX
F	5 BRCLR7 3 DIR	4 BCLR7 2 DIR	3 BIH 2 REL	3 CLR 2 DIR	1 CLRA 1 INH	1 CLRX 1 INH	3 CLR 2 IX1	4 CLR 3 SP1	2 CLR 1 IX	1 WAIT 1 INH	1 TXA 1 INH	AIX 2 IMM	3 STX 2 DIR	STX 3 EXT	4 STX 3 IX2	5 STX 4 SP2	3 STX 2 IX1	4 STX 3 SP1	STX 1 IX

INH	Inherent	REL	Relative
IMM	Immediate	IX	Indexed, No Offset
DIR	Direct	IX1	Indexed, 8-Bit Offset
EXT	Extended	IX2	Indexed, 16-Bit Offse
DD	Direct-Direct	IMD	Immediate-Direct
IX+D	Indexed-Direct	DIX+	Direct-Indexed
*Pre-	byte for stack poi	nter in	dexed instructions

SP1 Stack Pointer, 8-Bit Offset SP2 Stack Pointer, 16-Bit Offset IX+ Indexed, No Offset with Post Increment IX1+ Indexed, 1-Byte Offset with Post Increment

Low Byte of Opcode in Hexadecimal 0 BRS 3

High Byte of Opcode in Hexadecimal

5 Cycles
BRSET0 Opcode Mnemonic
3 DIR Number of Bytes / Addressing Mode



Oscillator Module (OSC)

Figure 11-3 shows how BUSCLKX4 is derived from INTCLK and OSC2 can output BUSCLKX4 by setting OSC2EN.

11.3.2.1 Internal Oscillator Trimming

OSCTRIM allows a clock period adjustment of +127 and -128 steps. Increasing the OSCTRIM value increases the clock period, which decreases the clock frequency. Trimming allows the internal clock frequency to be fine tuned to the target frequency.

All devices are factory programmed with a trim value that is stored in FLASH memory at location \$FFC0. The trim value is not automatically loaded into the OSCTRIM register. User software must copy the trim value from \$FFC0 into OSCTRIM if needed. The factory trim value provides the accuracy required for communication using forced monitor mode. Some production programmers erase the factory trim value, so confirm with your programmer vendor that the trim value at \$FFC0 is preserved, or is re-trimmed. Trimming the device in the user application board will provide the most accurate trim value.

11.3.2.2 Internal to External Clock Switching

When external clock source (external OSC, RC, or XTAL) is desired, the user must perform the following steps:

- 1. For external crystal circuits only, configure OSCOPT[1:0] to external crystal. To help precharge an external crystal oscillator, momentarily configure OSC2 as an output and drive it high for several cycles. This can help the crystal circuit start more robustly.
- 2. Configure OSCOPT[1:0] and ECFS[1:0] according to 11.8.1 Oscillator Status and Control Register. The oscillator module control logic will then enable OSC1 as an external clock input and, if the external crystal option is selected, OSC2 will also be enabled as the clock output. If RC oscillator option is selected, enabling the OSC2 output may change the bus frequency.
- 3. Create a software delay to provide the stabilization time required for the selected clock source (crystal, resonator, RC). A good rule of thumb for crystal oscillators is to wait 4096 cycles of the crystal frequency; i.e., for a 4-MHz crystal, wait approximately 1 ms.
- 4. After the stabilization delay has elapsed, set ECGON.

After ECGON set is detected, the OSC module checks for oscillator activity by waiting two external clock rising edges. The OSC module then switches to the external clock. Logic provides a coherent transition. The OSC module first sets ECGST and then stops the internal oscillator.

11.3.2.3 External to Internal Clock Switching

After following the procedures to switch to an external clock source, it is possible to go back to the internal source. By clearing the OSCOPT[1:0] bits and clearing the ECGON bit, the external circuit will be disengaged. The bus clock will be derived from the selected internal clock source based on the ICFS[1:0] bits.

11.3.3 External Oscillator

The external oscillator option is designed for use when a clock signal is available in the application to provide a clock source to the MCU. The OSC1 pin is enabled as an input by the oscillator module. The clock signal is used directly to create BUSCLKX4 and also divided by two to create BUSCLKX2.

In this configuration, the OSC2 pin cannot output BUSCLKX4. The OSC2EN bit will be forced clear to enable alternative functions on the pin.

MC68HC908QL4 Data Sheet, Rev. 8



Input/Output Ports (PORTS)

PTAPUE[5:0] — Port A Input Pullup/Down Enable Bits

These read/write bits are software programmable to enable pullup/down devices on port A pins.

- 1 = Corresponding port A pin configured to have internal pullup/down if its DDRA bit is set to 0
- 0 = Pullup/down device is disconnected on the corresponding port A pin regardless of the state of its DDRA bit

12.3.4 Port A Summary Table

The following table summarizes the operation of the port A pins when used as a general-purpose input/output pins.

PTAPUE	DDRA	PTA	I/O Pin	Accesses to DDRA Acces		es to PTA
Bit	Bit	Bit	Mode	Read/Write	Read	Write
1	0	X ⁽¹⁾	Input, V _{Pull} ⁽²⁾	DDRA5-DDRA0	Pin	PTA5-PTA0 ⁽³⁾
0	0	Х	Input, Hi-Z ⁽⁴⁾	DDRA5-DDRA0	Pin	PTA5-PTA0 ⁽³⁾
Х	1	Х	Output	DDRA5-DDRA0	PTA5-PTA0	PTA5-PTA0 ⁽⁵⁾

Table 12-1. Port A Pin Functions

- 2. I/O pin pulled to V_{Pull} (V_{DD} or V_{SS}) by internal pullup or pulldown.
- 3. Writing affects data register, but does not affect input.
- 4. Hi-Z = high impedance
- 5. Output does not apply to PTA2

12.4 Port B

Port B is an 8-bit special function port that shares its pins with the 2-channel timer interface module (TIM) (see Chapter 15 Timer Interface Module (TIM)), the 10-bit ADC (see Chapter 3 Analog-to-Digital Converter (ADC10) Module), and the slave LIN interface controller (SLIC) module (see Chapter 14 Slave LIN Interface Controller (SLIC) Module).

Each port B pin also has a software configurable pullup device if the corresponding port pin is configured as an input port.

12.4.1 Port B Data Register

The port B data register (PTB) contains a data latch for each of the port B pins.




Figure 12-5. Port B Data Register (PTB)

PTB[7:0] — Port B Data Bits

These read/write bits are software programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

^{1.} X = don't care



Slave LIN Interface Controller (SLIC) Module

IMSG — SLIC Ignore Message Bit

IMSG cannot be cleared by a write of 0, but is cleared automatically by the SLIC module after the next BREAK/SYNC symbol pair is validated. After it is set, IMSG will not keep data from being written to the receive data buffer, which means that the buffers cannot be assumed to contain known valid message data until the next receive buffer full interrupt. IMSG must not be used in BTM mode.

- 1 = SLIC to ignore data field of message, SLIC interrupts are suppressed until the next message header arrives
- 0 = Normal operation

SLCIE — SLIC Interrupt Enable

- 1 = SLIC interrupt sources are enabled
- 0 = SLIC interrupt sources are disabled

14.8.2 SLIC Control Register 2

SLIC control register 2 (SLCC2) contains bits used to control various features of the SLIC module.



Figure 14-5. SLIC Control Register 2 (SLCC2)

SLCWCM — SLIC Wait Clock Mode

This bit can only be written once out of reset state.

- 1 = SLIC clocks stop when the CPU is placed into wait mode
- 0 = SLIC clocks continue to run when the CPU is placed into wait mode so that the SLIC can receive messages and wakeup the CPU.

BTM — UART Byte Transfer Mode

Byte transmit mode bypasses the normal LIN message framing and checksum monitoring and allows the user to send and receive single bytes in a method similar to a half-duplex UART. When enabled, this mode reads the bit time register (SLCBT) value and assumes this is the value corresponding to the number of SLIC clock counts for one bit time to establish the desired UART bit rate. The user software must initialize this register prior to sending or receiving data, based on the input clock selection, prescaler stage choice, and desired bit rate.

BTM forces the data length in SLCDLC to one byte (DLC = 0x00) and disables the checksum circuitry so that CHKMOD has no effect. Refer to 14.9.15 Byte Transfer Mode Operation for more detailed information about how to use this mode. BTM sets up the SLIC module to send and receive one byte at a time, with 8-bit data, no parity, and one stop bit (8-N-1). This is the most commonly used setup for UART communications and should work for most applications. This is fixed in the SLIC and is not configurable.

- 1 = UART byte transfer mode enabled
- 0 = UART byte transfer mode disabled

SLCE — SLIC Module Enable

- 1 = SLIC module enabled
- 0 = SLIC module disabled



Slave LIN Interface Controller (SLIC) Module

14.9.7.1 LIN Message Headers

All LIN message frame headers are comprised of three components:

- The first is the SYNCHRONIZATION BREAK (SYNCH BREAK) symbol, which is a dominant (low) pulse at least 13 or more bit times long, followed by a recessive (high) synchronization delimiter of at least one bit time. In LIN 2.0, this is allowed to be 10 or more bit times in length.
- The second part is called the SYNCHRONIZATION FIELD (SYNCH FIELD) and is a single byte with value 0x55. This value was chosen as it is the only one which provides a series of five falling (recessive to dominant) transitions on the bus.
- The third section of the message frame header is the IDENTIFIER FIELD (ID). The identifier is covered more in 14.9.8 Handling Command Message Frames and 14.9.9 Handling Request LIN Message Frames.

The SLIC automatically reads the incoming pattern of the SYNCHRONIZATION BREAK and FIELD and determines the bit rate of the LIN data frame, as well as checking for errors in form and discerning between a genuine BREAK/FIELD combination and a similar byte pattern somewhere in the data stream. After the header has been verified to be valid and has been processed, the SLIC module updates the SLIC bit time register (SLCBT) with the value obtained from the SYNCH FIELD and begins to receive the ID.

If there are errors in the SYNCH BREAK/FIELD pattern, then an interrupt is generated. If unmasked, it will trigger an MCU interrupt request and the resulting code in the SLIC state vector register (SLCSV) will be an "Inconsistent-Synch-Field-Error," based on the LIN protocol specification.

After the ID for the message frame has been received, an interrupt is generated by the SLIC and will trigger an MCU interrupt request if unmasked. At this point, it might be possible that the ID was received with errors such as a parity error (based on the LIN specification) or a byte framing error. If the ID did not have any errors, it will be copied into the SLCD for the software to read. The SLCSV will indicate the type error or that the ID was received correctly.

In a LIN system, the meaning and function of all messages, and therefore all message identifiers, is pre-defined by the system designer. This information can be collected and stored in a standardized format file, called a Configuration Language Description (CLD) file. In using the SLIC module, it is the responsibility of the user software to determine the nature of the incoming message, and therefore how to further handle that message.

The simplest case is when the SLIC receives a message which the user software determines is of no interest to the application. In other words, the slave node does not need to receive or transmit any data for this message frame. This might also apply to messages with zero data bytes (which is allowed by the LIN specification). At this point, the user can set the IMSG control bit, and exit the interrupt service routine by clearing the SLCIF flag. Because there is no data to be sent or received, the SLIC will not generate another interrupt until the next message frame header or bus goes idle long enough to trigger a "No-Bus-Activity" error according to the LIN specification.

NOTE

IMSG will prevent another interrupt from occurring for the current message frame; however, if data bytes are appearing on the bus they may be received and copied into the message buffer. This will delete any previous data which might have been present in the buffer, even though no interrupt is triggered to indicate the arrival of this data.



15.4 Interrupts

The following TIM sources can generate interrupt requests:

- TIM overflow flag (TOF) The TOF bit is set when the counter reaches the modulo value programmed in the TIM counter modulo registers. The TIM overflow interrupt enable bit, TOIE, enables TIM overflow interrupt requests. TOF and TOIE are in the TSC register.
- TIM channel flags (CH1F:CH0F) The CHxF bit is set when an input capture or output compare
 occurs on channel x. Channel x TIM interrupt requests are controlled by the channel x interrupt
 enable bit, CHxIE. Channel x TIM interrupt requests are enabled when CHxIE =1. CHxF and
 CHxIE are in the TSCx register.

15.5 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

15.5.1 Wait Mode

The TIM remains active after the execution of a WAIT instruction. In wait mode the TIM registers are not accessible by the CPU. Any enabled interrupt request from the TIM can bring the MCU out of wait mode.

If TIM functions are not required during wait mode, reduce power consumption by stopping the TIM before executing the WAIT instruction.

15.5.2 Stop Mode

The TIM module is inactive after the execution of a STOP instruction. The STOP instruction does not affect register conditions. TIM operation resumes after an external interrupt. If stop mode is exited by reset, the TIM is reset.

15.6 TIM During Break Interrupts

A break interrupt stops the counter and inhibits input captures.

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. See BFCR in the SIM section of this data sheet.


To allow software to clear status bits during a break interrupt, write a 1 to BCFE. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a 0 to BCFE. With BCFE cleared (its default state), software can read and write registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is cleared. After the break, doing the second step clears the status bit.

15.7 I/O Signals

The TIM module can share its pins with the general-purpose I/O pins. See Figure 15-1 for the port pins that are shared.






- Notes:

 - 1 = Echo delay, approximately 2 bit times 2 = Data return delay, approximately 2 bit times 3 = Cancel command delay, 11 bit times 4 = Wait 1 bit time before sending next byte.

Figure 16-15. Read Transaction




- Notes:
- 1 = Echo delay, approximately 2 bit times 2 = Cancel command delay, 11 bit times
- 3 = Wait 1 bit time before sending next byte.

Figure 16-16. Write Transaction

A brief description of each monitor mode command is given in Table 16-3 through Table 16-8.

Table 16-3. READ (Read Memory) Command





17.13 ADC10 Characteristics

Characteristic	Conditions	Symbol	Min	Typ ⁽¹⁾	Max	Unit	Comment
Supply voltage	Absolute	V_{DD}	3.0	_	5.5	V	
Supply Current	V _{DD} ≤ 3.6 V (3.3 V Typ)		_	55	_		
ADLPC = 1 ADLSMP = 1 ADCO = 1	V _{DD} ≤ 5.5 V (5.0 V Typ)	I _{DD} ⁽²⁾	_	75	_	μΑ	
Supply current	V _{DD} ≤ 3.6 V (3.3 V Typ)		_	120	_		
ADLPC = 1 ADLSMP = 0 ADCO = 1	V _{DD} ≤ 5.5 V (5.0 V Typ)	I _{DD} ⁽²⁾	_	175	_	μΑ	
Supply current	V _{DD} ≤ 3.6 V (3.3 V Typ)	. (2)	_	140	_		
ADLPC = 0 ADLSMP = 1 ADCO = 1	V _{DD} ≤ 5.5 V (5.0 V Typ)	I _{DD} ⁽²⁾	_	180	_	μΑ	
Supply current	V _{DD} ≤ 3.6 V (3.3 V Typ)		_	340	_		
ADLPC = 0 ADLSMP = 0 ADCO = 1	V _{DD} ≤ 5.5 V (5.0 V Typ)	I _{DD} ⁽²⁾	_	440	615	μΑ	
ADC internal class	High speed (ADLPC = 0)	ı	0.40 ⁽³⁾	_	2.00	NAL I—	4 /6
ADC internal clock	Low power (ADLPC = 1)	f _{ADCK}	0.40 ⁽³⁾	_	1.00	MHz	$t_{ADCK} = 1/f_{ADCK}$
Conversion time (4)	Short sample (ADLSMP = 0)	+	19	19	21	t _{ADCK}	
10-bit Mode	Long sample (ADLSMP = 1)	t _{ADC}	39	39	41	cycles	
Conversion time (4)	Short sample (ADLSMP = 0)	t	16	16	18	t _{ADCK}	
8-bit Mode	Long sample (ADLSMP = 1)	t _{ADC}	36	36	38	cycles	
Sample time	Short sample (ADLSMP = 0)	t	4	4	4	t _{ADCK}	
Sample time	Long sample (ADLSMP = 1)	t _{ADS}	24	24	24	cycles	
Input voltage		V_{ADIN}	V_{SS}	_	V_{DD}	V	
Input capacitance		C _{ADIN}	_	7	10	pF	Not tested
Input impedance		R _{ADIN}	_	5	15	kΩ	Not tested
Analog source impedance		R _{AS}	_	_	10	kΩ	External to MCU
Ideal resolution (1 LSB)	10-bit mode	RES	1.758	5	5.371	mV	V _{REFH} /2 ^N
ideal resolution (1 LOB)	8-bit mode	TILO	7.031	20	21.48	111 V	VREFH/≃
Total unadjusted error	10-bit mode	E _{TUE}	0	±1.5	±2.5	LSB	Includes
Total unadjusted error	8-bit mode	FIUE	0	±0.7	±1.0	LOD	quantization
	10-bit mode	DNL	0	±0.5	_	LSB	
Differential non-linearity	8-bit mode	DIVL	0	±0.3	_	200	
	Mono	tonicity an	nd no-mis	sing-cod	les guara	inteed	

— Continued on next page

MC68HC908QL4 Data Sheet, Rev. 8