



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l433rbt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 95. Figure 96. Figure 97.	Timing diagram for conversion with trigger disabled TEN = 0         DAC LFSR register calculation algorithm         DAC conversion (SW trigger enabled) with LFSR wave generation	464 466 466
Figure 98.	DAC triangle wave generation	. 467
Figure 99.	DAC conversion (SW trigger enabled) with triangle wave generation	. 467
Figure 100.	DAC sample and hold mode phase diagram	. 470
Figure 101.	Comparators block diagram.	. 497
Figure 102.	Window mode	. 500
Figure 103.	Comparator hysteresis	. 500
Figure 104.	Comparator output blanking	. 501
Figure 105.	Standalone mode: external gain setting mode	. 511
Figure 106.	Follower configuration.	. 512
Figure 107.	PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used	. 513
Figure 108.	PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for	
	filtering	. 514
Figure 109.	Single DFSDM block diagram.	. 523
Figure 110.	Input channel pins redirection	. 527
Figure 111.	Channel transceiver timing diagrams	. 529
Figure 112.	Clock absence timing diagram for SPI	. 530
Figure 113.	Clock absence timing diagram for Manchester coding	. 531
Figure 114.	First conversion for Manchester coding (Manchester synchronization)	. 533
Figure 115.	DFSDM_CHyDATINR registers operation modes and assignment	. 536
Figure 116.	Example: Sinc3 filter response	. 538
Figure 117.	LCD controller block diagram	. 575
Figure 118.	1/3 bias, 1/4 duty	. 577
Figure 119.	Static duty case 1	. 578
Figure 120.	Static duty case 2	. 579
Figure 121.	1/2 duty, 1/2 bias	. 580
Figure 122.	1/3 duty, 1/3 bias	. 581
Figure 123.	1/4 duty, 1/3 bias	. 582
Figure 124.	1/8 duty, 1/4 bias	. 583
Figure 125.	LCD voltage control	. 586
Figure 126.	Deadtime	. 587
Figure 127.	SEG/COM mux feature example	. 592
Figure 128.	Flowchart example	. 593
Figure 129.	TSC block diagram	. 605
Figure 130.	Surface charge transfer analog I/O group structure	. 606
Figure 131.	Sampling capacitor voltage variation	. 607
Figure 132.	Charge transfer acquisition sequence	. 608
Figure 133.	Spread spectrum variation principle	. 609
Figure 134.	RNG block diagram	. 624
Figure 135.	Entropy source model	. 625
Figure 136.	AES block diagram	. 634
Figure 137.	ECB encryption mode	. 636
Figure 138.	ECB decryption mode	. 637
Figure 139.	CBC mode encryption	. 638
Figure 140.	CBC mode decryption	. 638
Figure 141.	Example of suspend mode management	. 640
Figure 142.	CTR mode encryption	. 641
Figure 143.	CTR mode decryption	. 641
Figure 144.	32-bit counter + nonce organization	. 642
Figure 145.	128-bit block construction according to the data type	. 648



Over sampling ratio	Max Raw data	No-shift OVSS = 0000	1-bit shift OVSS = 0001	2-bit shift OVSS = 0010	3-bit shift OVSS = 0011	4-bit shift OVSS = 0100	5-bit shift OVSS = 0101	6-bit shift OVSS = 0110	7-bit shift OVSS = 0111	8-bit shift OVSS = 1000
2x	0x1FFE	0x1FFE	0x0FFF	0x0800	0x0400	0x0200	0x0100	0x0080	0x0040	0x020
4x	0x3FFC	0x3FFC	0x1FFE	0x0FFF	0x0800	0x0400	0x0200	0x0100	0x0080	0x0040
8x	0x7FF8	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x0800	0x0400	0x0200	0x0100	0x0080
16x	0xFFF0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x0800	0x0400	0x0200	0x0100
32x	0x1FFE0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x0800	0x0400	0x0200
64x	0x3FFC0	0xFFC0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x0800	0x0400
128x	0x7FF80	0xFF80	0xFFC0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x0800
256x	0xFFF00	0xFF00	0xFF80	0xFFC0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF

Table 65. Maximum output results versus N and M (gray cells indicate truncation)

There are no changes for conversion timings in oversampled mode: the sample time is maintained equal during the whole oversampling sequence. A new data is provided every N conversions, with an equivalent delay equal to N x  $T_{CONV}$  = N x ( $t_{SMPL}$  +  $t_{SAR}$ ). The flags are set as follow:

- the end of the sampling phase (EOSMP) is set after each sampling phase
- the end of conversion (EOC) occurs once every N conversions, when the oversampled result is available
- the end of sequence (EOS) occurs once the sequence of oversampled data is completed (i.e. after N x sequence length conversions total)

### ADC operating modes supported when oversampling

In oversampling mode, most of the ADC operating modes are maintained:

- Single or continuous mode conversions
- ADC conversions start either by software or with triggers
- ADC stop during a conversion (abort)
- Data read via CPU or DMA with overrun detection
- Low-power modes (AUTDLY)
- Programmable resolution: in this case, the reduced conversion values (as per RES[1:0] bits in ADC\_CFGR1 register) are accumulated, truncated, rounded and shifted in the same way as 12-bit conversions are

Note: The alignment mode is not available when working with oversampled data. The ALIGN bit in ADC\_CFGR1 is ignored and the data are always provided right-aligned.

Offset correction is not supported in oversampling mode. When ROVSE and/or JOVSE bit is set, the value of the OFFSETy\_EN bit in ADC\_OFRy register is ignored (considered as reset).





Figure 111. Channel transceiver timing diagrams



Bit 2 JOVRF: Injected conversion overrun flag

0: No injected conversion overrun has occurred 1: An injected conversion overrun has occurred, which means that an injected conversion finished while JEOCF was already '1'. JDATAR is not affected by overruns This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the DFSDM\_FLTxICR register.

- Bit 1 REOCF: End of regular conversion flag
  - 0: No regular conversion has completed

1: A regular conversion has completed and its data may be read

This bit is set by hardware. It is cleared when the software or DMA reads DFSDM\_FLTxRDATAR.

- Bit 0 JEOCF: End of injected conversion flag
  - 0: No injected conversion has completed

1: An injected conversion has completed and its data may be read

This bit is set by hardware. It is cleared when the software or DMA reads DFSDM\_FLTxJDATAR.

Note: For each of the flag bits, an interrupt can be enabled by setting the corresponding bit in DFSDM\_FLTxCR2. If an interrupt is called, the flag must be cleared before exiting the interrupt service routine.

All the bits of DFSDM\_FLTxISR are automatically reset when DFEN=0.

### 21.8.4 DFSDM interrupt flag clear register (DFSDM\_FLTxICR)

Address offset: 0x10C + 0x80 \* x, x = 0...1

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.		CLRSC	DF[3:0]		Res.	Res.	Res.	Res.		CLRCK	ABF[3:0]	
				rc_w1	rc_w1	rc_w1	rc_w1					rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CLRR OVRF	CLR J OVRF	Res.	Res.
												rc_w1	rc_w1		

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:24 CLRSCDF[3:0]: Clear the short-circuit detector flag

CLRSCDF[y]=0: Writing '0' has no effect CLRSCDF[y]=1: Writing '1' to position y clears the corresponding SCDF[y] bit in the DFSDM\_FLTxISR register

Note: CLRSCDF[3:0] is present only in DFSDM\_FLT0ICR register (filter x=0)

Bits 23:20 Reserved, must be kept at reset value.

Bits 19:16 **CLRCKABF[3:0]**: Clear the clock absence flag CLRCKABF[y]=0: Writing '0' has no effect CLRCKABF[y]=1: Writing '1' to position y clears the corresponding CKABF[y] bit in the DFSDM\_FLTxISR register. When the transceiver is not yet synchronized, the clock absence flag is set and cannot be cleared by CLRCKABF[y]. *Note: CLRCKABF[3:0] is present only in DFSDM\_FLT0ICR register (filter x=0)* 

Bits 15:4 Reserved, must be kept at reset value.



To suspend mode CMAC during header phase, the user must respect the following steps:

- Before interrupting the current message:
  - a) Make sure that CCF flag in AES\_SR is set to 1.
  - b) Clear CCF flag in AES\_SR register by setting CCFC bit to 1 in AES\_CR.
  - c) Save AES initialization vector registers AES\_IVx and AES\_SUSPxR registers in the memory (AES\_IVx registers are modified during header phase)
  - d) Disable AES processor by setting EN in AES\_CR to 0.
  - e) Save the current AES configuration values in the memory.
- To resume:
  - f) Make sure that AES processor is disabled by reading bit EN in AES\_CR.
  - g) Write back AES\_SUSPxR registers into their corresponding suspend registers.
  - h) Write back AES\_IVx registers into their AES initialization vector registers
  - i) Re-configure AES with the initial setting values in CR register and key registers.
  - j) Enable the AES processor by setting EN in AES\_CR register.

# 25.8 Data type

Data are entered in the AES processor 32 bits at a time (words), by writing them in the AES\_DINR register. AES handles 128-bit data blocks. The AES\_DINR or AES\_DOUTR registers must be read or written four times to handle one 128-bit data block with the MSB first.

The system memory organization is little-endian: whatever the data type (bit, byte, 16-bit half-word, 32-bit word) used, the less-significant data occupies the lowest address location.

Thus, there must be a bit, byte, or half-word swapping operation to be performed on data to be written in the AES\_DINR from system memory before entering the AES processor, and the same swapping must be performed for AES data to be read from the AES\_DOUTR register to the system memory, depending on to the kind of data to be encrypted or decrypted.

The DATATYPE bits in the AES\_CR register offer different swap modes to be applied to the AES\_DINR register before sending it to the AES processor and to be applied on the AES\_DOUTR register on the data coming out from the processor (refer to *Figure 145*).

Note: The swapping operation concerns only the AES\_DOUTR and AES\_DINR registers. The AES\_KEYRx and AES\_IVRx registers are not sensitive to the swap mode selected. They have a fixed little-endian configuration (refer to Section 25.4 and Section 25.14).



Bit 9 CCFIE: CCF flag interrupt enable

An interrupt is generated if the CCF flag is set.

- 0: CCF interrupt disabled
- 1: CCF interrupt enabled
- Bit 8 **ERRC**: Error clear Writing 1 to this bit clears the RDERR and WRERR flags. This bit is always read low.
- Bit 7 **CCFC**: Computation complete flag clear Writing 1 to this bit clears the CCF flag. This bit is always read low.

### Bit 16 and CHMOD[2:0]: AES chaining mode

- Bits 6:5 000: Electronic codebook (ECB)
  - 001: Cipher block chaining (CBC)
  - 010: Counter mode (CTR)
  - 011: Galois counter mode (GCM) and Galois message authentication code (GMAC)

100: Cipher message authentication code (CMAC)

The AES chaining mode must only be changed while the AES is disabled. Writing these bits while the AES is enabled is forbidden in order to avoid unpredictable AES behavior.

### Bits 4:3 **MODE[1:0]**: AES operating mode

- 00: Mode 1: Encryption
- 01: Mode 2: Key derivation
- 10: Mode 3: Decryption
- 11: Mode 4: Key derivation + decryption

The operation mode must only be changed if the AES is disabled. Writing these bits while the AES is enabled is forbidden in order to avoid unpredictable AES behavior.

Mode 4 is forbidden if CTR mode/GCM mode is selected. It will be forced to mode 3 if the software, nevertheless, attempts to set mode 4 for this CTR/GCM mode configuration.

- Bits 2:1 DATATYPE[1:0]: Data type selection (for data in and data out to/from the cryptographic block)
  - 00: 32-bit data. No swapping.
  - 01: 16-bit data or half-word. In the word, each half-word is swapped. For example, if one of the four 32-bit data written in the AES\_DINR register is 0x764356AB, the value given to the cryptographic block is 0x56AB7643
  - 10: 8-bit data or bytes. In the word, all the bytes are swapped. For example, if one of the four 32-bit data written in the AES\_DINR register is 0x764356AB, the value given to the cryptographic block is 0xAB564376.
  - 11: Bit data. In the word all the bits are swapped. For example, if one of the four 32-bit data written in the AES\_DINR register is 0x764356AB, the value given to the cryptographic block is 0xD56AC26E

The DATATYPE selection must be changed if the AES is disabled. Writing these bits while the AES is enabled is forbidden to avoid unpredictable AES behavior.

Bit 0 EN: AES enable

0: AES disable

1: AES enable

The AES can be re-initialized at any moment by resetting this bit: the AES is then ready to start processing a new block when EN is set.

This bit is cleared by hardware when the AES computation is finished in mode 2 (key derivation)



### 27.3.18 Timers and external trigger synchronization

The TIMx Timers can be synchronized with an external trigger in several modes: Reset mode, Gated mode and Trigger mode.

### Slave mode: Reset mode

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx\_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx\_ARR, TIMx\_CCRx) are updated.

In the following example, the upcounter is cleared in response to a rising edge on TI1 input:

- Configure the channel 1 to detect rising edges on TI1. Configure the input filter duration (in this example, we don't need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so you don't need to configure it. The CC1S bits select the input capture source only, CC1S = 01 in the TIMx\_CCMR1 register. Write CC1P=0 and CC1NP=0 in TIMx\_CCER register to validate the polarity (and detect rising edges only).
- 2. Configure the timer in reset mode by writing SMS=100 in TIMx\_SMCR register. Select TI1 as the input source by writing TS=101 in TIMx\_SMCR register.
- 3. Start the counter by writing CEN=1 in the TIMx\_CR1 register.

The counter starts counting on the internal clock, then behaves normally until TI1 rising edge. When TI1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (TIF bit in the TIMx\_SR register) and an interrupt request, or a DMA request can be sent if enabled (depending on the TIE and TDE bits in TIMx\_DIER register).

The following figure shows this behavior when the auto-reload register TIMx\_ARR=0x36. The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.



### Figure 252. Control circuit in reset mode

### Slave mode: Gated mode

The counter can be enabled depending on the level of a selected input. In the following example, the upcounter counts only when TI1 input is low:



### Bit 3 **OC1PE**: Output compare 1 preload enable

0: Preload register on TIMx\_CCR1 disabled. TIMx\_CCR1 can be written at anytime, the new value is taken in account immediately.

1: Preload register on TIMx\_CCR1 enabled. Read/Write operations access the preload register. TIMx\_CCR1 preload value is loaded in the active register at each update event.

Note: **1:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx\_BDTR register) and CC1S=00 (the channel is configured in output).

**2:** The PWM mode can be used without validating the preload register only in onepulse mode (OPM bit set in TIMx\_CR1 register). Else the behavior is not guaranteed.

Bit 2 OC1FE: Output compare 1 fast enable

This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.

1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 CC1S: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC1 channel is configured as output.

- 01: CC1 channel is configured as input, IC1 is mapped on TI1.
- 10: CC1 channel is configured as input, IC1 is mapped on TI2.

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx\_CCER).

### Input capture mode

Bits 31:16 Reserved, always read as 0.

- Bits 15:12 IC2F: Input capture 2 filter
- Bits 11:10 IC2PSC[1:0]: Input capture 2 prescaler

#### Bits 9:8 **CC2S**: Capture/compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC2 channel is configured as output.

01: CC2 channel is configured as input, IC2 is mapped on TI2.

10: CC2 channel is configured as input, IC2 is mapped on TI1.

11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx\_SMCR register)

Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx\_CCER).



### 29.3.2 Counting mode

The counter counts from 0 to the auto-reload value (contents of the TIMx\_ARR register), then restarts from 0 and generates a counter overflow event.

An update event can be generate at each counter overflow or by setting the UG bit in the TIMx\_EGR register (by software or by using the slave mode controller).

The UEV event can be disabled by software by setting the UDIS bit in the TIMx\_CR1 register. This avoids updating the shadow registers while writing new values into the preload registers. In this way, no update event occurs until the UDIS bit has been written to 0, however, the counter and the prescaler counter both restart from 0 (but the prescale rate does not change). In addition, if the URS (update request selection) bit in the TIMx\_CR1 register is set, setting the UG bit generates an update event UEV, but the UIF flag is not set (so no interrupt or DMA request is sent).

When an update event occurs, all the registers are updated and the update flag (UIF bit in the TIMx\_SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (contents of the TIMx\_PSC register)
- The auto-reload shadow register is updated with the preload value (TIMx\_ARR)

The following figures show some examples of the counter behavior for different clock frequencies when  $TIMx\_ARR = 0x36$ .

CK_PSC	
CNT_EN	
Timerclock = CK_CNT	
Counter register	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
Counter overflow	
Update event (UEV)	
Update interrupt flag (UIF)	
	MS31078V2

Figure 297. Counter timing diagram, internal clock divided by 1



### 34.6.16 RTC tamper configuration register (RTC\_TAMPCR)

Address offset: 0x40

Backup domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	TAMP3 MF	TAMP3 NO ERASE	TAMP3 IE	TAMP2 MF	TAMP2 NO ERASE	TAMP2 IE	TAMP1 MF	TAMP1 NO ERASE	TAMP1 IE
							rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TAMP PUDIS	TAMP [1]	PRCH :0]	TAMPF	LT[1:0]	TAN	/IPFREQ[	[2:0]	TAMP TS	TAMP3 TRG	TAMP3 E	TAMP2 TRG	TAMP2 E	TAMPI E	TAMP1 TRG	TAMP1 E
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:25 Reserved, must be kept at reset value.

### Bit 24 TAMP3MF: Tamper 3 mask flag

0: Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to allow next tamper event detection.

1: Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers are not erased.

Note: The Tamper 3 interrupt must not be enabled when TAMP3MF is set.

#### Bit 23 TAMP3NOERASE: Tamper 3 no erase

- 0: Tamper 3 event erases the backup registers.
- 1: Tamper 3 event does not erase the backup registers.

#### Bit 22 TAMP3IE: Tamper 3 interrupt enable

- 0: Tamper 3 interrupt is disabled if TAMPIE = 0.
- 1: Tamper 3 interrupt enabled.

#### Bit 21 TAMP2MF: Tamper 2 mask flag

0: Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to allow next tamper event detection.

1: Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers are not erased.

Note: The Tamper 2 interrupt must not be enabled when TAMP2MF is set.

### Bit 20 TAMP2NOERASE: Tamper 2 no erase

- 0: Tamper 2 event erases the backup registers.
- 1: Tamper 2 event does not erase the backup registers.

### Bit 19 TAMP2IE: Tamper 2 interrupt enable

- 0: Tamper 2 interrupt is disabled if TAMPIE = 0.
- 1: Tamper 2 interrupt enabled.

### Bit 18 TAMP1MF: Tamper 1 mask flag

0: Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection.

1: Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware. The backup registers are not erased.

Note: The Tamper 1 interrupt must not be enabled when TAMP1MF is set.



When RELOAD=0 in master mode, the counter can be used in 2 modes:

- Automatic end mode (AUTOEND = '1' in the I2C\_CR2 register). In this mode, the master automatically sends a STOP condition once the number of bytes programmed in the NBYTES[7:0] bit field has been transferred.
- Software end mode (AUTOEND = '0' in the I2C\_CR2 register). In this mode, software
  action is expected once the number of bytes programmed in the NBYTES[7:0] bit field
  has been transferred; the TC flag is set and an interrupt is generated if the TCIE bit is
  set. The SCL signal is stretched as long as the TC flag is set. The TC flag is cleared by
  software when the START or STOP bit is set in the I2C\_CR2 register. This mode must
  be used when the master wants to send a RESTART condition.
- Caution: The AUTOEND bit has no effect when the RELOAD bit is set.

	V		
Function	SBC bit	RELOAD bit	AUTOEND bit
Master Tx/Rx NBYTES + STOP	х	0	1
Master Tx/Rx + NBYTES + RESTART	x	0	0
Slave Tx/Rx all received bytes ACKed	0	х	x
Slave Rx with ACK control	1	1	х

Table 151. I2C configuration table

### 35.4.7 I2C slave mode

### I2C slave initialization

In order to work in slave mode, the user must enable at least one slave address. Two registers I2C\_OAR1 and I2C\_OAR2 are available in order to program the slave own addresses OA1 and OA2.

• OA1 can be configured either in 7-bit mode (by default) or in 10-bit addressing mode by setting the OA1MODE bit in the I2C\_OAR1 register.

OA1 is enabled by setting the OA1EN bit in the I2C\_OAR1 register.

If additional slave addresses are required, the 2nd slave address OA2 can be configured. Up to 7 OA2 LSB can be masked by configuring the OA2MSK[2:0] bits in the I2C\_OAR2 register. Therefore for OA2MSK configured from 1 to 6, only OA2[7:2], OA2[7:3], OA2[7:4], OA2[7:5], OA2[7:6] or OA2[7] are compared with the received address. As soon as OA2MSK is not equal to 0, the address comparator for OA2 excludes the I2C reserved addresses (0000 XXX and 1111 XXX), which are not acknowledged. If OA2MSK=7, all received 7-bit addresses are acknowledged (except reserved addresses). OA2 is always a 7-bit address.

These reserved addresses can be acknowledged if they are enabled by the specific enable bit, if they are programmed in the I2C\_OAR1 or I2C\_OAR2 register with OA2MSK=0.

OA2 is enabled by setting the OA2EN bit in the I2C\_OAR2 register.

• The General Call address is enabled by setting the GCEN bit in the I2C\_CR1 register.

When the I2C is selected by one of its enabled addresses, the ADDR interrupt status flag is set, and an interrupt is generated if the ADDRIE bit is set.



• Configuring the maximum duration of t<sub>IDLE</sub> to 50 µs

f <sub>I2CCLK</sub>	TIMEOUTA[11:0] bits	TIDLE bit	TIMEOUTEN bit	t <sub>TIDLE</sub>
8 MHz	0x63	1	1	100 x 4 x 125 ns = 50 µs
16 MHz	0xC7	1	1	200 x 4 x 62.5 ns = 50 µs
48 MHz	0x257	1	1	600 x 4 x 20.08 ns = 50 μs

# Table 160. Examples of TIMEOUTA settings for various I2CCLK frequencies (max t<sub>IDL F</sub> = 50 μs)

### 35.4.13 SMBus slave mode

This section is relevant only when SMBus feature is supported. Please refer to Section 35.3: *I2C implementation*.

In addition to 2C slave transfer management (refer to Section 35.4.7: I2C slave mode) some additional software flowcharts are provided to support SMBus.

### **SMBus Slave transmitter**

When the IP is used in SMBus, SBC must be programmed to '1' in order to allow the PEC transmission at the end of the programmed number of data bytes. When the PECBYTE bit is set, the number of bytes programmed in NBYTES[7:0] includes the PEC transmission. In that case the total number of TXIS interrupts will be NBYTES-1 and the content of the I2C\_PECR register is automatically transmitted if the master requests an extra byte after the NBYTES-1 data transfer.

**Caution:** The PECBYTE bit has no effect when the RELOAD bit is set.



#### Bit 11 PECERR: PEC Error in reception

This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit.

Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 35.3: I2C implementation.

#### Bit 10 OVR: Overrun/Underrun (slave mode)

This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. *Note: This bit is cleared by hardware when PE=0.* 

#### Bit 9 ARLO: Arbitration lost

This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.

Note: This bit is cleared by hardware when PE=0.

Bit 8 BERR: Bus error

This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting *BERRCF bit*.

Note: This bit is cleared by hardware when PE=0.

Bit 7 TCR: Transfer Complete Reload

This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value.

Note: This bit is cleared by hardware when PE=0.

This flag is only for master mode, or for slave mode when the SBC bit is set.

#### Bit 6 TC: Transfer Complete (master mode)

This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. *Note: This bit is cleared by hardware when PE=0.* 

Bit 5 STOPF: Stop detection flag

This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer:

- either as a master, provided that the STOP condition is generated by the peripheral.
- or as a slave, provided that the peripheral has been addressed previously during this transfer.

It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0.

#### Bit 4 NACKF: Not Acknowledge received flag

This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.

Note: This bit is cleared by hardware when PE=0.

### Bit 3 ADDR: Address matched (slave mode)

This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting *ADDRCF bit*. *Note: This bit is cleared by hardware when PE=0.* 



RS232 RTS and CTS flow control can be enabled independently by writing the RTSE and CTSE bits respectively to 1 (in the USART\_CR3 register).

### RS232 RTS flow control

If the RTS flow control is enabled (RTSE=1), then RTS is asserted (tied low) as long as the USART receiver is ready to receive a new data. When the receive register is full, RTS is deasserted, indicating that the transmission is expected to stop at the end of the current frame. *Figure 369* shows an example of communication with RTS flow control enabled.



Figure 369. RS232 RTS flow control

### **RS232 CTS flow control**

If the CTS flow control is enabled (CTSE=1), then the transmitter checks the CTS input before transmitting the next frame. If CTS is asserted (tied low), then the next data is transmitted (assuming that data is to be transmitted, in other words, if TXE=0), else the transmission does not occur. when CTS is de-asserted during a transmission, the current transmission is completed before the transmitter stops.

When CTSE=1, the CTSIF status bit is automatically set by hardware as soon as the CTS input toggles. It indicates when the receiver becomes ready or not ready for communication. An interrupt is generated if the CTSIE bit in the USART\_CR3 register is set. *Figure 370* shows an example of communication with CTS flow control enabled.



### Bit 13 DDRE: DMA Disable on Reception Error

0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data will be transferred (used for Smartcard mode).

1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE before clearing the error flag.

This bit can only be written when the USART is disabled (UE=0).

Note: The reception errors are: parity error, framing error or noise error.

### Bit 12 OVRDIS: Overrun Disable

This bit is used to disable the receive overrun detection.

0: Overrun Error Flag, ORE, is set when received data is not read before receiving new data. 1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the USART\_RDR register.

This bit can only be written when the USART is disabled (UE=0).

Note: This control bit allows checking the communication flow without reading the data.

#### Bit 11 **ONEBIT**: One sample bit method enable

This bit allows the user to select the sample method. When the one sample bit method is selected the noise detection flag (NF) is disabled.

0: Three sample bit method

1: One sample bit method

This bit can only be written when the USART is disabled (UE=0).

Note: ONEBIT feature applies only to data bits, It does not apply to Start bit.

### Bit 10 CTSIE: CTS interrupt enable

0: Interrupt is inhibited

1: An interrupt is generated whenever CTSIF=1 in the USART\_ISR register

- Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 36.4: USART implementation on page 1085.
- Bit 9 CTSE: CTS enable

0: CTS hardware flow control disabled

1: CTS mode enabled, data is only transmitted when the CTS input is asserted (tied to 0). If the CTS input is de-asserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while CTS is de-asserted, the transmission is postponed until CTS is asserted.

This bit can only be written when the USART is disabled (UE=0)

Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 36.4: USART implementation on page 1085.

#### Bit 8 **RTSE**: RTS enable

0: RTS hardware flow control disabled

1: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The RTS output is asserted (pulled to 0) when data can be received.

This bit can only be written when the USART is disabled (UE=0).

Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 36.4: USART implementation on page 1085.





Figure 372. LPUART block diagram



the case in I2S standard protocol and in MSB-justified protocol, respectively). FSOFF bit in the SAI\_xFRCR register allows to choose one of the two configurations.

### FS signal role

The FS signal can have a different meaning depending on the FS function. FSDEF bit in the SAI\_xFRCR register selects which meaning it will have:

- 0: start of frame, like for instance the PCM/DSP, TDM, AC'97, audio protocols,
- 1: start of frame and channel side identification within the audio frame like for the I2S, the MSB or LSB-justified protocols.

When the FS signal is considered as a start of frame and channel side identification within the frame, the number of declared slots must be considered to be half the number for the left channel and half the number for the right channel. If the number of bit clock cycles on half audio frame is greater than the number of slots dedicated to a channel side, and TRIS = 0, 0 is sent for transmission for the remaining bit clock cycles in the SAI\_xCR2 register. Otherwise if TRIS = 1, the SD line is released to HI-Z. In reception mode, the remaining bit clock cycles are not considered until the channel side changes.

Figure 402. FS role is start of frame + channel side identification (FSDEF = TRIS = 1)

Number of slots not aligned with the audio frame
Audio frame
FS
sck
slot Slot 0 ON Slot 1 OFF Slot 2 ON Slot 3 ON Slot 4 OFF Slot 5 ON
Number of slots aligned with the audio frame
Audio frame
Half of frame
FS
sck_การใการรับการทั่งการรับการทั่งการทั่งการทั่งการก็ได้เรื่อง
slot         Slot 0         Slot 1         Slot 2         Slot 3         Slot 4         Slot 5
MS30038V1

1. The frame length should be even.

If FSDEF bit in SAI\_xFRCR is kept clear, so FS signal is equivalent to a start of frame, and if the number of slots defined in NBSLOT[3:0] in SAI\_xSLOTR multiplied by the number of bits by slot configured in SLOTSZ[1:0] in SAI\_xSLOTR is less than the frame size (bit FRL[7:0] in the SAI\_xFRCR register), then:



- Bit 6 **TIE**: Transmit interrupt enable
  - 0: Interrupt is inhibited
  - 1: An SWPMI interrupt is generated whenever TXE flag is set in the SWPMI\_ISR register
- Bit 5 RIE: Receive interrupt enable
  - 0: Interrupt is inhibited
  - 1: An SWPMI interrupt is generated whenever RXNE flag is set in the SWPMI\_ISR register
- Bit 4 **TXUNRIE**: Transmit underrun error interrupt enable
  - 0: Interrupt is inhibited

1: An SWPMI interrupt is generated whenever TXBUNRF flag is set in the SWPMI\_ISR register

- Bit 3 **RXOVRIE**: Receive overrun error interrupt enable
  - 0: Interrupt is inhibited

1: An SWPMI interrupt is generated whenever RXBOVRF flag is set in the SWPMI\_ISR register

- Bit 2 **RXBERIE**: Receive CRC error interrupt enable
  - 0: Interrupt is inhibited

1: An SWPMI interrupt is generated whenever RXBERF flag is set in the SWPMI\_ISR register

- Bit 1 TXBEIE: Transmit buffer empty interrupt enable
  - 0: Interrupt is inhibited
  - 1: An SWPMI interrupt is generated whenever TXBEF flag is set in the SWPMI\_ISR register
- Bit 0 RXBFIE: Receive buffer full interrupt enable
  - 0: Interrupt is inhibited
  - 1: An SWPMI interrupt is generated whenever RXBFF flag is set in the SWPMI\_ISR register

### 40.6.6 SWPMI Receive Frame Length register (SWPMI\_RFL)

### Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 Res.	4	3	2 RFL[4:0]	1	0

Bits 31:5 Reserved, must be kept at reset value

Bits 4:0 RFL[4:0]: Receive frame length

RFL[4:0] is the number of data bytes in the payload of the received frame. The two least significant bits RFL[1:0] give the number of relevant bytes for the last SWPMI\_RDR register read.



Bit position		Width (bits	Value	Description
	39	16	Х	Card is ready
	[38:36]	3	х	Number of I/O functions
[39:8] Argument field	35	1	х	Present memory
	[34:32]	3	х	Stuff bits
	[31:8]	24	х	I/O ORC
[7:1]		7	х	Reserved
0		1	1	End bit

Table 225. R4b response (continued)

Once an SD I/O card has received a CMD5, the I/O portion of that card is enabled to respond normally to all further commands. This I/O enable of the function within the I/O card will remain set until a reset, power cycle or CMD52 with write to I/O reset is received by the card. Note that an SD memory-only card may respond to a CMD5. The proper response for a memory-only card would be *Present memory* = 1 and *Number of I/O functions* = 0. A memory-only card built to meet the SD Memory Card specification version 1.0 would detect the CMD5 as an illegal command and not respond. The I/O aware host will send CMD5. If the card responds with response R4, the host determines the card's configuration based on the data contained within the R4 response.

# 41.5.7 R5 (interrupt request)

Only for MultiMediaCard. Code length: 48 bits. If the response is generated by the host, the RCA field in the argument will be 0x0.

Bit position		Width (bits	Value	Description				
47		1	0	Start bit				
46		1	0	Transmission bit				
[45:40]		6	'101000'	CMD40				
[39:8] Argument field	[31:16]	16	х	RCA [31:16] of winning card or of the host				
	[15:0]	16	х	Not defined. May be used for IRQ data				
[7:1]		7	х	CRC7				
0		1	1	End bit				

Гаb	le 2	226.	R5	res	bo	ns	e
un		20.	110	103	μυ	113	v

### 41.5.8 R6

Only for SD I/O. The normal response to CMD3 by a memory device. It is shown in *Table 227*.



# 44.14 ITM (instrumentation trace macrocell)

### 44.14.1 General description

The ITM is an application-driven trace source that supports *printf* style debugging to trace *Operating System* (OS) and application events, and emits diagnostic system information. The ITM emits trace information as packets which can be generated as:

- Software trace. Software can write directly to the ITM stimulus registers to emit packets.
- Hardware trace. The DWT generates these packets, and the ITM emits them.
- **Time stamping.** Timestamps are emitted relative to packets. The ITM contains a 21-bit counter to generate the timestamp. The Cortex<sup>®</sup>-M4 clock or the bit clock rate of the *Serial Wire Viewer* (SWV) output clocks the counter.

The packets emitted by the ITM are output to the TPIU (Trace Port Interface Unit). The formatter of the TPIU adds some extra packets (refer to TPIU) and then output the complete packets sequence to the debugger host.

The bit TRCEN of the Debug Exception and Monitor Control Register must be enabled before you program or use the ITM.

### 44.14.2 Time stamp packets, synchronization and overflow packets

Time stamp packets encode time stamp information, generic control and synchronization. It uses a 21-bit timestamp counter (with possible prescalers) which is reset at each time stamp packet emission. This counter can be either clocked by the CPU clock or the SWV clock.

A synchronization packet consists of 6 bytes equal to 0x80\_00\_00\_00\_00\_00 which is emitted to the TPIU as 00 00 00 00 00 80 (LSB emitted first).

A synchronization packet is a timestamp packet control. It is emitted at each DWT trigger.

For this, the DWT must be configured to trigger the ITM: the bit CYCCNTENA (bit0) of the DWT Control Register must be set. In addition, the bit2 (SYNCENA) of the ITM Trace Control Register must be set.

Note: If the SYNENA bit is not set, the DWT generates Synchronization triggers to the TPIU which will send only TPIU synchronization packets and not ITM synchronization packets.

An overflow packet consists is a special timestamp packets which indicates that data has been written but the FIFO was full.

Address	Register	Details
@E0000FB0	ITM lock access	Write 0xC5ACCE55 to unlock Write Access to the other ITM registers

### Table 254. Main ITM registers

