



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | ARM® Cortex®-M4  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 80MHz  |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, PWM, WDT   |
| Number of I/O              | 52   |
| Program Memory Size        | 256KB (256K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 64K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V   |
| Data Converters            | A/D 16x12b; D/A 2x12b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-LQFP  |
| Supplier Device Package    | 64-LQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l433rct3                  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| 44.1  | Overvie  | w  | . 1430 |
|-------|----------|--|--------|
| 44.2  | Referen  | ce ARM® documentation  | . 1431 |
| 44.3  | SWJ de   | bug port (serial wire and JTAG)                                | . 1431 |
|       | 44.3.1   | Mechanism to select the JTAG-DP or the SW-DP                   | 1432   |
| 44.4  | Pinout a | and debug port pins  | . 1432 |
|       | 44.4.1   | SWJ debug port pins  | 1433   |
|       | 44.4.2   | Flexible SWJ-DP pin assignment                                 | 1433   |
|       | 44.4.3   | Internal pull-up and pull-down on JTAG pins                    | 1434   |
|       | 44.4.4   | Using serial wire and releasing the unused debug pins as GPIOs | 1435   |
| 44.5  | STM32I   | _43xxx/44xxx/45xxx/46xxx JTAG TAP connection                   | . 1435 |
| 44.6  | ID code  | s and locking mechanism  | . 1436 |
|       | 44.6.1   | MCU device ID code   | 1437   |
|       | 44.6.2   | Boundary scan TAP  | 1437   |
|       | 44.6.3   | Cortex <sup>®</sup> -M4 TAP                                    | 1437   |
|       | 44.6.4   | Cortex <sup>®</sup> -M4 JEDEC-106 ID code                      | 1438   |
| 44.7  | JTAG de  | ebug port  | . 1438 |
| 44.8  | SW deb   | bug port   | . 1440 |
|       | 44.8.1   | SW protocol introduction                                       | 1440   |
|       | 44.8.2   | SW protocol sequence   | 1440   |
|       | 44.8.3   | SW-DP state machine (reset, idle states, ID code)              | 1441   |
|       | 44.8.4   | DP and AP read/write accesses                                  | 1441   |
|       | 44.8.5   | SW-DP registers  | 1442   |
|       | 44.8.6   | SW-AP registers  | 1443   |
| 44.9  | AHB-AF   | P (AHB access port) - valid for both JTAG-DP                   | 1112   |
| 44.40 |          |  | . 1445 |
| 44.10 | Core de  | eoug   | . 1444 |
| 44.11 | Capabil  | ity of the debugger host to connect under system reset         | . 1444 |
| 44.12 | FPB (FI  | ash patch breakpoint)  | . 1445 |
| 44.13 | DWT (d   | ata watchpoint trigger)  | . 1445 |
| 44.14 | ITM (ins | strumentation trace macrocell)                                 | . 1446 |
|       | 44.14.1  | General description  | 1446   |
|       | 44.14.2  | Time stamp packets, synchronization and overflow packets       | 1446   |
| 44.15 | ETM (E   | mbedded trace macrocell)                                       | . 1448 |
|       | 44.15.1  | General description  | 1448   |
|       | 44.15.2  | Signal protocol, packet types                                  | 1448   |
|       | 44.15.3  | Main ETM registers   | 1448   |



# 5.4.2 Power control register 2 (PWR\_CR2)

#### Address offset: 0x04

Reset value: 0x0000 0000. This register is reset when exiting the Standby mode.

| 31   | 30   | 29   | 28   | 27   | 26                 | 25   | 24   | 23    | 22    | 21   | 20           | 19   | 18       | 17   | 16   |
|------|------|------|------|------|--------------------|------|------|-------|-------|------|--------------|------|----------|------|------|
| Res. | Res. | Res. | Res. | Res. | Res.               | Res. | Res. | Res.  | Res.  | Res. | Res.         | Res. | Res.     | Res. | Res. |
|      |      |      |      |      |                    |      |      |       |       |      |              |      |          |      |      |
| 15   | 14   | 13   | 12   | 11   | 10                 | 9    | 8    | 7     | 6     | 5    | 4            | 3    | 2        | 1    | 0    |
| Res. | Res. | Res. | Res. | Res. | USV <sup>(1)</sup> | Res. | Res. | PVME4 | PVME3 | Res. | PVME1<br>(1) |      | PLS[2:0] |      | PVDE |
|      |      |      |      |      | rw                 |      |      | rw    | rw    |      | rw           | rw   | rw       | rw   | rw   |

1. Available on STM32L4x2xx and STM32L4x3xx devices only.

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 USV<sup>(1)</sup>: V<sub>DDUSB</sub> USB supply valid

This bit is used to validate the  $V_{DDUSB}$  supply for electrical and logical isolation purpose. Setting this bit is mandatory to use the USB FS peripheral. If  $V_{DDUSB}$  is not always present in the application, the PVM can be used to determine whether this supply is ready or not.

0: V<sub>DDUSB</sub> is not present. Logical and electrical isolation is applied to ignore this supply. 1: V<sub>DDUSB</sub> is valid.

- Bits 9:8 Reserved, must be kept at reset value.
  - Bit 7 **PVME4**: Peripheral voltage monitoring 4 enable: V<sub>DDA</sub> vs. 2.2V
    - 0: PVM4 ( $V_{DDA}$  monitoring vs. 2.2V threshold) disable.
    - 1: PVM4 (V<sub>DDA</sub> monitoring vs. 2.2V threshold) enable.
  - Bit 6  $\ensuremath{\,\text{PVME3}}$ : Peripheral voltage monitoring 3 enable:  $V_{DDA} \, \text{vs. 1.62V}$ 
    - 0: PVM3 (V<sub>DDA</sub> monitoring vs. 1.62V threshold) disable.
    - 1: PVM3 ( $V_{DDA}$  monitoring vs. 1.62V threshold) enable.
  - Bit 5 Reserved, must be kept at reset value.



|        |             |      |      |      |      |      |      |      | -    |      |      |      | •    |      |      |      |      |      |      |      | •    |      |      |      |      |      |      |      |      |     |      |     |     |
|--------|-------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-----|------|-----|-----|
| Offset | Register    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 9    | 5    | 4    | 3   | 2    | 1   | 0   |
| 0x044  | PWR_PDCRE   | Res. | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9  | PD8  | PD7  | PD6  | PD5  | PD4  | PD3 | PD2  | PD1 | PD0 |
|        | Reset value |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0    | 0   | 0   |
| 0x058  | PWR_PUCRH   | Res. | PU3 | Res. | PU1 | PUO |
|        | Reset value |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | 0   |      | 0   | 0   |
| 0x05C  | PWR_PDCRH   | Res. | PD3 | Res. | PD1 | PD0 |
|        | Reset value |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | 0   |      | 0   | 0   |

Table 29. PWR register map and reset values (continued)

Refer to Section 2.2.2: Memory map and register boundary addresses for the register boundary addresses.



# 15.5.14 QUADSPI register map

| Offset | Register          | 31   | 30   | 29   | 28   | 27   | 26            | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17          | 16           | 15               | 14       | 13          | 12   | 11   | 10             | 6           | 8    | 7    | 9    | 5    | 4      | e    | 2  | 1     | 0      |
|--------|-------------------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|-------------|--------------|------------------|----------|-------------|------|------|----------------|-------------|------|------|------|------|--------|------|--|-------|--------|
| 0x0000 | QUADSPI_CR        |      | Ρ    | RE   | SCA  | ALEI | R[7:          | 0]   |      | PMM  | APMS | Res. | TOIE | SMIE | FTIE | TCIE        | TEIE         | Res.             | Res.     | Res.        | Res. | F    | =тн<br>[3      | RE\$<br>:0] | 3    | FSEL | DFM  | Res. | SSHIFT | TCEN | DMAEN  | ABORT | EN     |
|        | Reset value       | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    |      | 0    | 0    | 0    | 0           | 0            |                  |          |             |      | 0    | 0              | 0           | 0    | 0    | 0    |      | 0      | 0    | 0  | 0     | 0      |
| 0x0004 | QUADSPI_DCR       | Res. | Res. | Res. | Res. | Res. | Res.          | Res. | Res. | Res. | Res. | Res. |      | FSI  | ZE[  | 4:0]        |              | Res.             | Res.     | Res.        | Res. | Res. | С              | SH          | Т    | Res. | Res. | Res. | Res.   | Res. | Res.   | Res.  | CKMODE |
|        | Reset value       |      |      |      |      |      |               |      |      |      |      |      | 0    | 0    | 0    | 0           | 0            |                  |          |             |      |      | 0              | 0           | 0    |      |      |      |        |      |  |       | 0      |
| 0x0008 | QUADSPI_SR        | Res. | Res. | Res. | Res. | Res. | Res.          | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res.        | Res.         | Res.             | Res.     |             | FL   | EVE  | EL[5           | :0]         |      | Res. | Res. | BUSΥ | TOF    | SMF  | FTF  | TCF   | TEF    |
|        | Reset value       |      |      |      |      |      |               |      |      |      |      |      |      |      |      |             |              |                  |          | 0           | 0    | 0    | 0              | 0           | 0    |      |      | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x000C | QUADSPI_FCR       | Res. | Res. | Res. | Res. | Res. | Res.          | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res.        | Res.         | Res.             | Res.     | Res.        | Res. | Res. | Res.           | Res.        | Res. | Res. | Res. | Res. | CTOF   | CSMF | Res.   | CTCF  | CTEF   |
|        | Reset value       |      |      |      |      |      |               |      |      |      |      |      |      |      |      |             |              |                  |          |             |      |      |                |             |      |      |      |      | 0      | 0    |  | 0     | 0      |
| 0x0010 | QUADSPI_DLR       |      |      |      |      |      |               |      |      |      |      |      |      |      |      |             | DL[          | 31:0             | ]        |             |      |      |                |             |      |      |      |      |        |      |  |       |        |
|        | Reset value       | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0            | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x0014 | QUADSPI_CCR       | DDRM | DHHC | Res. | SIOO |      | רואוטטבן ו.טן |      |      | Res. |      | DC   | YC[  | 4:0] |      | 10-17E14-01 | עםאבובן ו.טן |                  |          | ADSIZE[1:0] |      |      | אטוויטערן ויטן |             |      |      | IN   | ISTF | RUC    | тю   | N[7  | :0]   |        |
|        | Reset value       | 0    | 0    |      | 0    | 0    | 0             | 0    | 0    |      | 0    | 0    | 0    | 0    | 0    | 0           | 0            | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x0018 | QUADSPI_AR        |      |      |      |      |      |               |      | -    | -    |      |      |      |      |      | ٩DE         | RE           | SS[              | 31:0     | ]           |      | -    |                | -           | -    |      |      |      |        |      |  | -     |        |
|        | Reset value       | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0            | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x001C | QUADSPI_ABR       | _    | _    |      | _    | -    | _             | _    |      |      |      |      | _    |      | A    | LTE         | RN           | ATE              | [31:     | 0]          | •    |      | _              |             |      | _    |      | _    |        | _    | _  |       |        |
|        |                   | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           |              | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x0020 | Reset value       | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |             |              | 0                | .0]<br>0 | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x0024 | QUADSPI_<br>PSMKR |      |      | Ů    | Ů    | Ů    |               | Ŭ    | •    | Ů    |      |      | Ŭ    |      |      | м           | ASP          | ء<br>([31        | :0]      | •           | •    | Ŭ    | Ŭ              | •           | •    | Ů    |      |      |        | Ŭ    |  | Ŭ     | Ľ      |
|        | Reset value       | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0            | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x0028 | QUADSPI_<br>PSMAR |      |      |      |      |      |               |      |      |      |      |      |      |      |      | MA          | ATC          | H[3 <sup>-</sup> | 1:0]     |             |      |      |                |             |      |      |      |      |        |      | <u>.                                    </u> |       |        |
|        | Reset value       | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0            | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x002C | QUADSPI_PIR       | Res. | Res. | Res. | Res. | Res. | Res.          | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res.        | Res.         |                  |          |             |      |      | I              | NTE         | RV   | AL[  | 15:0 | 0]   |        |      |  |       |        |
|        | Reset value       |      |      |      |      |      |               |      |      |      |      |      |      |      |      |             |              | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |
| 0x0030 | QUADSPI_<br>LPTR  | Res. | Res. | Res. | Res. | Res. | Res.          | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res. | Res.        | Res.         |                  | i        | i           |      | i    |                | ТІМ         | EOl  | JT[1 | 15:0 | ]    | •      | i    |  | i ——  |        |
|        | Reset value       |      |      |      |      |      |               |      |      |      |      |      |      |      |      |             |              | 0                | 0        | 0           | 0    | 0    | 0              | 0           | 0    | 0    | 0    | 0    | 0      | 0    | 0  | 0     | 0      |

 Table 52. QUADSPI register map and reset values

Refer to Section 2.2.2 for the register boundary addresses.



# 17.6.2 DAC software trigger register (DAC\_SWTRGR)

# Address offset: 0x04

Reset value: 0x0000 0000

| 31         | 30         | 29         | 28         | 27         | 26         | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17           | 16           |
|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|--------------|--------------|
| Res.       | Res.       | Res.       | Res.       | Res.       | Res.       | Res.      | Res.      | Res.      | Res.      | Res.      | Res.      | Res.      | Res.      | Res.         | Res.         |
|            |            |            |            |            |            |           |           |           |           |           |           |           |           |              |              |
|            |            |            |            |            |            |           |           |           |           |           |           |           |           |              |              |
| 15         | 14         | 13         | 12         | 11         | 10         | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1            | 0            |
| 15<br>Res. | 14<br>Res. | 13<br>Res. | 12<br>Res. | 11<br>Res. | 10<br>Res. | 9<br>Res. | 8<br>Res. | 7<br>Res. | 6<br>Res. | 5<br>Res. | 4<br>Res. | 3<br>Res. | 2<br>Res. | 1<br>SWTRIG2 | 0<br>SWTRIG1 |

#### Bits 31:2 Reserved, must be kept at reset value.

Bit 1 SWTRIG2: DAC channel2 software trigger

This bit is set by software to trigger the DAC in software trigger mode.

- 0: No trigger
- 1: Trigger
- Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC\_DHR2 register value has been loaded into the DAC\_DOR2 register.
- Bit 0 SWTRIG1: DAC channel1 software trigger
  - This bit is set by software to trigger the DAC in software trigger mode.
  - 0: No trigger
  - 1: Trigger
  - Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC\_DHR1 register value has been loaded into the DAC\_DOR1 register.

# 17.6.3 DAC channel1 12-bit right-aligned data holding register (DAC\_DHR12R1)

#### Address offset: 0x08 Reset value: 0x0000 0000

| 31         | 30         | 29         | 28         | 27   | 26   | 25   | 24   | 23   | 22          | 21            | 20   | 19   | 18   | 17   | 16   |
|------------|------------|------------|------------|------|------|------|------|------|-------------|---------------|------|------|------|------|------|
| Res.       | Res.       | Res.       | Res.       | Res. | Res. | Res. | Res. | Res. | Res.        | Res.          | Res. | Res. | Res. | Res. | Res. |
|            |            |            |            |      |      |      |      |      |             |               |      |      |      |      |      |
|            |            |            |            |      |      |      |      |      |             |               |      |      |      |      |      |
| 15         | 14         | 13         | 12         | 11   | 10   | 9    | 8    | 7    | 6           | 5             | 4    | 3    | 2    | 1    | 0    |
| 15<br>Res. | 14<br>Res. | 13<br>Res. | 12<br>Res. | 11   | 10   | 9    | 8    | 7    | 6<br>DACC1D | 5<br>HR[11:0] | 4    | 3    | 2    | 1    | 0    |

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 DACC1DHR[11:0]: DAC channel1 12-bit right-aligned data

These bits are written by software which specifies 12-bit data for DAC channel1.

# 17.6.4 DAC channel1 12-bit left aligned data holding register (DAC\_DHR12L1)

Address offset: 0x0C

Reset value: 0x0000 0000



#### RM0394

# 21.4.13 Data unit block

The data unit block is the last block of the whole processing path: External  $\Sigma\Delta$  modulators - Serial transceivers - Sinc filter - Integrator - Data unit block.

The output data rate depends on the serial data stream rate, and filter and integrator settings. The maximum output data rate is:

 $Datarate[samples / s] = \frac{f_{CKIN}}{F_{OSR} \cdot (I_{OSR} - 1 + F_{ORD}) + (F_{ORD} + 1)} \qquad ...FAST = 0, Sincx filter$ 

Datarate[samples / s] = 
$$\frac{f_{CKIN}}{F_{OSR} \cdot (I_{OSR} - 1 + 4) + (2 + 1)}$$
 ...FAST = 0, FastSinc filter

or

Datarate[samples / s] =  $\frac{f_{CKIN}}{F_{OSR} \cdot I_{OSR}}$  ...FAST = 1

Maximum output data rate in case of parallel data input:

$$Datarate[samples / s] = \frac{f_{DATAIN}_{RATE}}{F_{OSR} \cdot (I_{OSR} - 1 + F_{ORD}) + (F_{ORD} + 1)} \qquad ...FAST = 0, Sincx filter$$

or

Datarate samples 
$$/ s = \frac{f_{DATAIN_RATE}}{F_{OSR} \cdot (I_{OSR} - 1 + 4) + (2 + 1)}$$
 ... FAST = 0, FastSinc filter

or

Datarate[samples / s] =  $\frac{f_{DATAIN_RATE}}{F_{OSR} \cdot I_{OSR}}$  ...FAST=1 or any filter bypass case (F<sub>OSR</sub> = 1)

where:  $\mathbf{f}_{\text{DATAIN}\ \text{RATE}}...\text{input}$  data rate from CPU/DMA

The right bit-shift of final data is performed in this module because the final data width is 24bit and data coming from the processing path can be up to 32 bits. This right bit-shift is configurable in the range 0-31 bits for each selected input channel (see DTRBS[4:0] bits in DFSDM\_CHyCFGR2 register). The right bit-shift is rounding the result to nearest integer value. The sign of shifted result is maintained - to have valid 24-bit signed format of result data.

In the next step, an offset correction of the result is performed. The offset correction value (OFFSET[23:0] stored in register DFSDM\_CHyCFGR2) is subtracted from the output data for a given channel. Data in the OFFSET[23:0] field is set by software by the appropriate calibration routine.

Due to the fact that all operations in digital processing are performed on 32-bit signed registers, the following conditions must be fulfilled not to overflow the result:

FOSR <sup>FORD</sup>. IOSR <=  $2^{31}$  ... for Sinc<sup>x</sup> filters, x = 1..5) 2. FOSR <sup>2</sup>. IOSR <=  $2^{31}$  ... for FastSinc filter)



- Bit 2 Reserved, must be kept at reset value.
- Bit 1 **JSWSTART**: Start a conversion of the injected group of channels
  - 0: Writing '0' has no effect.

1: Writing '1' makes a request to convert the channels in the injected conversion group, causing JCIP to become '1' at the same time. If JCIP=1 already, then writing to JSWSTART has no effect. Writing '1' has no effect if JSYNC=1. This bit is always read as '0'.

Bit 0 **DFEN**: DFSDM FLTx enable

0: DFSDM\_FLTx is disabled. All conversions of given DFSDM\_FLTx are stopped immediately and all DFSDM\_FLTx functions are stopped. 1: DFSDM\_FLTx is enabled. If DFSDM\_FLTx is enabled, then DFSDM\_FLTx starts operating according to its setting. Data which are cleared by setting DFEN=0: --register DFSDM\_FLTxISR is set to the reset state --register DFSDM\_FLTxAWSR is set to the reset state

# 21.8.2 DFSDM control register 2 (DFSDM\_FLTxCR2)

Address offset: 0x104 + 0x80 \* x, x = 0...1

Reset value: 0x0000 0000

| 31   | 30   | 29   | 28   | 27   | 26   | 25     | 24   | 23   | 22         | 21    | 20    | 19         | 18         | 17         | 16         |
|------|------|------|------|------|------|--------|------|------|------------|-------|-------|------------|------------|------------|------------|
| Res.   | Res. | Res. | Res.       | Res.  | Res.  |            | AWDO       | CH[3:0]    |            |
|      |      |      |      |      |      |        |      |      |            |       |       | rw         | rw         | rw         | rw         |
| 15   | 14   | 13   | 12   | 11   | 10   | 9      | 8    | 7    | 6          | 5     | 4     | 3          | 2          | 1          | 0          |
| Res. | Res. | Res. | Res. |      | EXCI | H[3:0] |      | Res. | CKAB<br>IE | SCDIE | AWDIE | ROVR<br>IE | JOVR<br>IE | REOC<br>IE | JEOC<br>IE |
|      |      |      |      | rw   | rw   | rw     | rw   |      | rw         | rw    | rw    | rw         | rw         | rw         | rw         |

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:16 AWDCH[3:0]: Analog watchdog channel selection

These bits select the input channel to be guarded continuously by the analog watchdog AWDCH[y] = 0: Analog watchdog is disabled on channel y AWDCH[y] = 1: Analog watchdog is enabled on channel y

- Bits 15:12 Reserved, must be kept at reset value.
- Bits 11:8 EXCH[3:0]: Extremes detector channel selection
  - These bits select the input channels to be taken by the Extremes detector EXCH[y] = 0: Extremes detector does not accept data from channel y EXCH[y] = 1: Extremes detector accepts data from channel y
  - Bit 7 Reserved, must be kept at reset value.
  - Bit 6 CKABIE: Clock absence interrupt enable
    - 0: Detection of channel input clock absence interrupt is disabled
    - 1: Detection of channel input clock absence interrupt is enabled
    - Please see the explanation of CKABF[3:0] in DFSDM\_FLTxISR.

Note: CKABIE is present only in DFSDM\_FLT0CR2 register (filter x=0)



Bits 31:23 Reserved, must be kept at reset value.

- Bits 22:16 **GxS**: Analog I/O group x status
  - These bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.
    - 0: Acquisition on analog I/O group x is ongoing or not started
    - 1: Acquisition on analog I/O group x is complete
  - Note: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set.
  - Bits 15:7 Reserved, must be kept at reset value.
  - Bits 6:0 GxE: Analog I/O group x enable

These bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x.

- 0: Acquisition on analog I/O group x disabled
- 1: Acquisition on analog I/O group x enabled

# 23.6.10 TSC I/O group x counter register (TSC\_IOGxCR) (x = 1..7)

Address offset: 0x30 + 0x04 x Analog I/O group number

#### Reset value: 0x0000 0000

| 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22     | 21   | 20   | 19   | 18   | 17   | 16   |
|------|------|------|------|------|------|------|------|------|--------|------|------|------|------|------|------|
| Res.   | Res. | Res. | Res. | Res. | Res. | Res. |
| 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6      | 5    | 4    | 3    | 2    | 1    | 0    |
| Res. | Res. |      |      |      |      |      |      | CNT  | [13:0] |      |      |      |      |      |      |
|      |      | r    | r    | r    | r    | r    | r    | r    | r      | r    | r    | r    | r    | r    | r    |

Bits 31:14 Reserved, must be kept at reset value.

#### Bits 13:0 CNT[13:0]: Counter value

These bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across  $C_S$  has reached the threshold).



# 25.14.5 AES key register 0 (AES\_KEYR0) (LSB: key [31:0])

Address offset: 0x10

Reset value: 0x0000 0000

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24  | 23         | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|----|----|----|----|----|----|-----|------------|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    | KEY | ′R0[31:16] |    |    |    |    |    |    |    |
| rw  | rw         | rw | rw | rw | rw | rw | rw | rw |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8   | 7          | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|    |    |    |    |    |    |    | KE  | YR0[15:0]  |    |    |    |    |    |    |    |
| rw  | rw         | rw | rw | rw | rw | rw | rw | rw |

#### Bits 31:0 KEYR0[31:0]: Data output register (LSB key [31:0])

This register must be written before the EN bit in the AES\_CR register is set:

In mode 1 (encryption), mode 2 (key derivation) and mode 4 (key derivation + decryption), the value to be written represents the encryption key from LSB, meaning key [31:0].

In mode 3 (decryption), the value to be written represents the decryption key from LSB, meaning key [31:0]. When the register is written with the encryption key in this decryption mode, reading it before the AES is enabled will return the encryption value. Reading it after CCF flag is set will return the derivation key.

Reading this register while AES is enabled returns an unpredictable value.

Note: This register does not contain the derivation key in mode 4 (derivation key + decryption). It always contains the encryption key value.

# 25.14.6 AES key register 1 (AES\_KEYR1) (key[63:32])

Address offset: 0x14

Reset value: 0x0000 0000

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24  | 23         | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|----|----|----|----|----|----|-----|------------|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    | KEY | ′R1[31:16] |    |    |    |    |    |    |    |
| ſW | ľW | ſW | ſW | ľW | ľW | ľW | ſW  | ΓW         | ſW | ΓW | ſW | ſW | rw | ſW | ſW |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8   | 7          | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|    |    |    |    |    |    |    | KE  | YR1[15:0]  |    |    |    |    |    |    |    |
| ſW | ľW | ſW | ſW | ſW | ľW | ſW | rw  | rw         | ſW | rw | ſW | ſW | rw | ſW | ſW |

Bits 31:0 **KEYR1[31:0]**: Data output register (key [63:32]) Refer to the description of AES\_KEYR0.



# 26 Advanced-control timers (TIM1)

# **26.1 TIM1** introduction

The advanced-control timer (TIM1) consists of a 16-bit auto-reload counter driven by a programmable prescaler.

It may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare, PWM, complementary PWM with dead-time insertion).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The advanced-control (TIM1) and general-purpose (TIMx) timers are completely independent, and do not share any resources. They can be synchronized together as described in *Section 26.3.26: Timer synchronization*.

# 26.2 TIM1 main features

TIM1 timer features include:

- 16-bit up, down, up/down auto-reload counter.
- 16-bit programmable prescaler allowing dividing (also "on the fly") the counter clock frequency either by any factor between 1 and 65536.
- Up to 6 independent channels for:
  - Input Capture (but channels 5 and 6)
  - Output Compare
  - PWM generation (Edge and Center-aligned Mode)
  - One-pulse mode output
- Complementary outputs with programmable dead-time
- Synchronization circuit to control the timer with external signals and to interconnect several timers together.
- Repetition counter to update the timer registers only after a given number of cycles of the counter.
- 2 break inputs to put the timer's output signals in a safe user selectable configuration.
- Interrupt/DMA generation on the following events:
  - Update: counter overflow/underflow, counter initialization (by software or internal/external trigger)
  - Trigger event (counter start, stop, initialization or count by internal/external trigger)
  - Input capture
  - Output compare
- Supports incremental (quadrature) encoder and Hall-sensor circuitry for positioning purposes
- Trigger input for external clock or cycle-by-cycle current management



# 26.4 TIM1 registers

Refer to for a list of abbreviations used in register descriptions.

# 26.4.1 TIM1 control register 1 (TIMx\_CR1)

Address offset: 0x00

Reset value: 0x0000

| 15   | 14   | 13   | 12   | 11           | 10   | 9   | 8     | 7    | 6   | 5      | 4   | 3   | 2   | 1    | 0   |
|------|------|------|------|--------------|------|-----|-------|------|-----|--------|-----|-----|-----|------|-----|
| Res. | Res. | Res. | Res. | UIFRE<br>MAP | Res. | CKD | [1:0] | ARPE | CMS | 6[1:0] | DIR | OPM | URS | UDIS | CEN |
|      |      |      |      | rw           |      | rw  | rw    | rw   | rw  | rw     | rw  | rw  | rw  | rw   | rw  |

Bits 15:12 Reserved, must be kept at reset value.

Bit 11 UIFREMAP: UIF status bit remapping

- 0: No remapping. UIF status bit is not copied to TIMx\_CNT register bit 31.
- 1: Remapping enabled. UIF status bit is copied to TIMx\_CNT register bit 31.
- Bit 10 Reserved, must be kept at reset value.

#### Bits 9:8 CKD[1:0]: Clock division

This bit-field indicates the division ratio between the timer clock (CK\_INT) frequency and the dead-time and sampling clock ( $t_{DTS}$ )used by the dead-time generators and the digital filters (ETR, TIx),

- 00: t<sub>DTS</sub>=t<sub>CK INT</sub>
- 01: t<sub>DTS</sub>=2\*t<sub>CK INT</sub>
- 10: t<sub>DTS</sub>=4\*t<sub>CK INT</sub>
- 11: Reserved, do not program this value
- Bit 7 ARPE: Auto-reload preload enable
  - 0: TIMx ARR register is not buffered
  - 1: TIMx ARR register is buffered

#### Bits 6:5 CMS[1:0]: Center-aligned mode selection

00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).

01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx\_CCMRx register) are set only when the counter is counting down.

10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx\_CCMRx register) are set only when the counter is counting up.

11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx\_CCMRx register) are set both when the counter is counting up or down.

- Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)
- Bit 4 **DIR**: Direction
  - 0: Counter used as upcounter
  - 1: Counter used as downcounter
  - Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.



#### Bits 12:8 DBL[4:0]: DMA burst length

This 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx\_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below). 00000: 1 transfer

00001: 2 transfers

00010: 3 transfers

10001: 18 transfers

Example: Let us consider the following transfer: DBL = 7 bytes & DBA = TIM2\_CR1.

- If DBL = 7 bytes and DBA = TIM2\_CR1 represents the address of the byte to be transferred, the address of the transfer should be given by the following equation:

(TIMx\_CR1 address) + DBA + (DMA index), where DMA index = DBL

In this example, 7 bytes are added to (TIMx\_CR1 address) + DBA, which gives us the address from/to which the data will be copied. In this case, the transfer is done to 7 registers starting from the following address: (TIMx\_CR1 address) + DBA

According to the configuration of the DMA Data Size, several cases may occur:

- If you configure the DMA Data Size in half-words, 16-bit data will be transferred to each of the 7 registers.
- If you configure the DMA Data Size in bytes, the data will also be transferred to 7 registers: the first register will contain the first MSB byte, the second register, the first LSB byte and so on. So with the transfer Timer, you also have to specify the size of data transferred by DMA.

Bits 7:5 Reserved, must be kept at reset value.

#### Bits 4:0 DBA[4:0]: DMA base address

This 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx\_DMAR address). DBA is defined as an offset starting from the address of the TIMx\_CR1 register. Example:

00000: TIMx\_CR1, 00001: TIMx\_CR2, 00010: TIMx\_SMCR,

#### 26.4.20 TIM1 DMA address for full transfer (TIMx\_DMAR)

Address offset: 0x4C

...

Reset value: 0x0000

| 31 | 30          | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | DMAB[31:16] |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| rw | rw          | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |
| 15 | 14          | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|    | DMAB[15:0]  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| rw | rw          | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |



- Bit 10 CC2DE: Capture/Compare 2 DMA request enable
  - 0: CC2 DMA request disabled
  - 1: CC2 DMA request enabled
- Bit 9 CC1DE: Capture/Compare 1 DMA request enable
  - 0: CC1 DMA request disabled
  - 1: CC1 DMA request enabled
- Bit 8 UDE: Update DMA request enable
  - 0: Update DMA request disabled
  - 1: Update DMA request enabled
- Bit 7 BIE: Break interrupt enable
  - 0: Break interrupt disabled
  - 1: Break interrupt enabled
- Bit 6 **TIE**: Trigger interrupt enable
  - 0: Trigger interrupt disabled
  - 1: Trigger interrupt enabled
- Bit 5 COMIE: COM interrupt enable
  - 0: COM interrupt disabled
  - 1: COM interrupt enabled
- Bits 4:3 Reserved, must be kept at reset value.
  - Bit 2 CC2IE: Capture/Compare 2 interrupt enable
    - 0: CC2 interrupt disabled 1: CC2 interrupt enabled
  - Bit 1 CC1IE: Capture/Compare 1 interrupt enable
    - 0: CC1 interrupt disabled
    - 1: CC1 interrupt enabled
  - Bit 0 UIE: Update interrupt enable
    - 0: Update interrupt disabled
    - 1: Update interrupt enabled

# 28.5.5 TIM15 status register (TIM15\_SR)

Address offset: 0x10

Reset value: 0x0000

| 15   | 14   | 13   | 12   | 11   | 10    | 9     | 8    | 7     | 6     | 5     | 4    | 3    | 2     | 1     | 0     |
|------|------|------|------|------|-------|-------|------|-------|-------|-------|------|------|-------|-------|-------|
| Res. | Res. | Res. | Res. | Res. | CC2OF | CC10F | Res. | BIF   | TIF   | COMIF | Res. | Res. | CC2IF | CC1IF | UIF   |
|      |      |      |      |      | rc_w0 | rc_w0 |      | rc_w0 | rc_w0 | rc_w0 |      |      | rc_w0 | rc_w0 | rc_w0 |

Bits 15:11 Reserved, must be kept at reset value.

- Bit 10 **CC2OF**: Capture/Compare 2 overcapture flag Refer to CC1OF description
- Bit 9 CC1OF: Capture/Compare 1 overcapture flag

This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'.

0: No overcapture has been detected

1: The counter value has been captured in  $\mathsf{TIMx\_CCR1}$  register while CC1IF flag was already set



 When the SCL falling edge is internally detected, a delay is inserted before sending SDA output. This delay is t<sub>SDADEL</sub> = SDADEL x t<sub>PRESC</sub> + t<sub>I2CCLK</sub> where t<sub>PRESC</sub> = (PRESC+1) x t<sub>I2CCLK</sub>.

 $T_{\text{SDADEL}}$  impacts the hold time  $t_{\text{HD;DAT.}}$ 

The total SDA output delay is:

t<sub>SYNC1</sub> + {[SDADEL x (PRESC+1) + 1] x t<sub>l2CCLK</sub> }

t<sub>SYNC1</sub> duration depends on these parameters:

- SCL falling slope
- When enabled, input delay brought by the analog filter:  $t_{AF(min)} < t_{AF} < t_{AF(max)}$  ns.
- When enabled, input delay brought by the digital filter: t<sub>DNF</sub> = DNF x t<sub>I2CCLK</sub>
- Delay due to SCL synchronization to I2CCLK clock (2 to 3 I2CCLK periods)

In order to bridge the undefined region of the SCL falling edge, the user must program SDADEL in such a way that:

 $\{t_{f\,(max)} + t_{HD;DAT\,(min)} - t_{AF(min)} - [(DNF + 3) \times t_{I2CCLK}]\} / \{(PRESC + 1) \times t_{I2CCLK}\} \le SDADEL$ 

 $SDADEL \leq \{t_{HD;DAT (max)} - t_{AF(max)} - [(DNF+4) \times t_{I2CCLK}]\} / \{(PRESC + 1) \times t_{I2CCLK}\}$ 

*Note:*  $t_{AF(min)} / t_{AF(max)}$  are part of the equation only when the analog filter is enabled. Refer to device datasheet for  $t_{AF}$  values.

The maximum  $t_{\text{HD;DAT}}$  could be 3.45 µs, 0.9 µs and 0.45 µs for Standard-mode, Fast-mode and Fast-mode Plus, but must be less than the maximum of  $t_{\text{VD;DAT}}$  by a transition time. This maximum must only be met if the device does not stretch the LOW period ( $t_{\text{LOW}}$ ) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.

The SDA rising edge is usually the worst case, so in this case the previous equation becomes:

 $SDADEL \leq \{t_{VD;DAT (max)} - t_{r (max)} - 260 \text{ ns} - [(DNF+4) \times t_{I2CCLK}]\} / \{(PRESC + 1) \times t_{I2CCLK}\}.$ 

*Note:* This condition can be violated when NOSTRETCH=0, because the device stretches SCL low to guarantee the set-up time, according to the SCLDEL value.

Refer to Table 150: I2C-SMBUS specification data setup and hold times for  $t_f$ ,  $t_r$ ,  $t_{HD;DAT}$  and  $t_{VD;DAT}$  standard values.

After t<sub>SDADEL</sub> delay, or after sending SDA output in case the slave had to stretch the clock because the data was not yet written in I2C\_TXDR register, SCL line is kept at low level during the setup time. This setup time is t<sub>SCLDEL</sub> = (SCLDEL+1) x t<sub>PRESC</sub> where t<sub>PRESC</sub> = (PRESC+1) x t<sub>I2CCLK</sub>.

 $t_{\text{SCLDEL}}$  impacts the setup time  $t_{\text{SU;DAT}}$  .

In order to bridge the undefined region of the SDA transition (rising edge usually worst case), the user must program SCLDEL in such a way that:

 $\left[\left[t_{r\,(max)} + t_{SU;DAT\,(min)}\right] / \left[\left(PRESC+1\right)\right] \times t_{I2CCLK}\right]\right\} - 1 \le SCLDEL$ 

Refer to Table 150: I2C-SMBUS specification data setup and hold times for  $t_r$  and  $t_{SU;DAT}$  standard values.

The SDA and SCL transition time values to be used are the ones in the application. Using the maximum values from the standard increases the constraints for the SDADEL and SCLDEL calculation, but ensures the feature whatever the application.



#### Bit 23 PECEN: PEC enable

0: PEC calculation disabled

1: PEC calculation enabled

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 35.3: I2C implementation.

#### Bit 22 ALERTEN: SMBus alert enable

#### Device mode (SMBHEN=0):

0: Releases SMBA pin high and Alert Response Address Header disabled: 0001100x followed by NACK.

1: Drives SMBA pin low and Alert Response Address Header enables: 0001100x followed by ACK.

#### Host mode (SMBHEN=1):

0: SMBus Alert pin (SMBA) not supported.

1: SMBus Alert pin (SMBA) supported.

Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO.

If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 35.3: I2C implementation.

#### Bit 21 SMBDEN: SMBus Device Default address enable

- 0: Device default address disabled. Address 0b1100001x is NACKed.
- 1: Device default address enabled. Address 0b1100001x is ACKed.
- Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 35.3: I2C implementation.

#### Bit 20 SMBHEN: SMBus Host address enable

0: Host address disabled. Address 0b0001000x is NACKed.

1: Host address enabled. Address 0b0001000x is ACKed.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 35.3: I2C implementation.

#### Bit 19 GCEN: General call enable

- 0: General call disabled. Address 0b00000000 is NACKed.
- 1: General call enabled. Address 0b00000000 is ACKed.
- Bit 18 WUPEN: Wakeup from Stop mode enable
  - 0: Wakeup from Stop mode disable.
  - 1: Wakeup from Stop mode enable.
  - Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to '0'. Please refer to Section 35.3: I2C implementation.
  - Note: WUPEN can be set only when DNF = '0000'

#### Bit 17 NOSTRETCH: Clock stretching disable

This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.

- 0: Clock stretching enabled
- 1: Clock stretching disabled
- Note: This bit can only be programmed when the I2C is disabled (PE = 0).
- Bit 16 SBC: Slave byte control

This bit is used to enable hardware byte control in slave mode.

- 0: Slave byte control disabled
- 1: Slave byte control enabled



Note: (1) Step is not required in slave mode.

- (2) Step is not required in TI mode.
- (3) Step is not required in NSSP mode.
- (4) The step is not required in slave mode except slave working at TI mode

# 38.4.8 Procedure for enabling SPI

It is recommended to enable the SPI slave before the master sends the clock. If not, undesired data transmission might occur. The data register of the slave must already contain data to be sent before starting communication with the master (either on the first edge of the communication clock, or before the end of the ongoing communication if the clock signal is continuous). The SCK signal must be settled at an idle state level corresponding to the selected polarity before the SPI slave is enabled.

The master at full-duplex (or in any transmit-only mode) starts to communicate when the SPI is enabled and TXFIFO is not empty, or with the next write to TXFIFO.

In any master receive only mode (RXONLY=1 or BIDIMODE=1 & BIDIOE=0), master starts to communicate and the clock starts running immediately after SPI is enabled.

For handling DMA, follow the dedicated section.

# 38.4.9 Data transmission and reception procedures

# **RXFIFO and TXFIFO**

All SPI data transactions pass through the 32-bit embedded FIFOs. This enables the SPI to work in a continuous flow, and prevents overruns when the data frame size is short. Each direction has its own FIFO called TXFIFO and RXFIFO. These FIFOs are used in all SPI modes except for receiver-only mode (slave or master) with CRC calculation enabled (see *Section 38.4.14: CRC calculation*).

The handling of FIFOs depends on the data exchange mode (duplex, simplex), data frame format (number of bits in the frame), access size performed on the FIFO data registers (8-bit or 16-bit), and whether or not data packing is used when accessing the FIFOs (see *Section 38.4.13: TI mode*).

A read access to the SPIx\_DR register returns the oldest value stored in RXFIFO that has not been read yet. A write access to the SPIx\_DR stores the written data in the TXFIFO at the end of a send queue. The read access must be always aligned with the RXFIFO threshold configured by the FRXTH bit in SPIx\_CR2 register. FTLVL[1:0] and FRLVL[1:0] bits indicate the current occupancy level of both FIFOs.

A read access to the SPIx\_DR register must be managed by the RXNE event. This event is triggered when data is stored in RXFIFO and the threshold (defined by FRXTH bit) is reached. When RXNE is cleared, RXFIFO is considered to be empty. In a similar way, write access of a data frame to be transmitted is managed by the TXE event. This event is triggered when the TXFIFO level is less than or equal to half of its capacity. Otherwise TXE is cleared and the TXFIFO is considered as full. In this way, RXFIFO can store up to four data frames, whereas TXFIFO can only store up to three when the data frame format is not greater than 8 bits. This difference prevents possible corruption of 3x 8-bit data frames already stored in the TXFIFO when software tries to write more data in 16-bit mode into TXFIFO. Both TXE and RXNE events can be polled or handled by interrupts. See *Figure 394* through *Figure 397*.



### **Communication diagrams**

Some typical timing schemes are explained in this section. These schemes are valid no matter if the SPI events are handled by polling, interrupts or DMA. For simplicity, the LSBFIRST=0, CPOL=0 and CPHA=1 setting is used as a common assumption here. No complete configuration of DMA streams is provided.

The following numbered notes are common for *Figure 394 on page 1209* through *Figure 397 on page 1212*.

1. The slave starts to control MISO line as NSS is active and SPI is enabled, and is disconnected from the line when one of them is released. Sufficient time must be provided for the slave to prepare data dedicated to the master in advance before its transaction starts.

At the master, the SPI peripheral takes control at MOSI and SCK signals (occasionally at NSS signal as well) only if SPI is enabled. If SPI is disabled the SPI peripheral is disconnected from GPIO logic, so the levels at these lines depends on GPIO setting exclusively.

- 2. At the master, BSY stays active between frames if the communication (clock signal) is continuous. At the slave, BSY signal always goes down for at least one clock cycle between data frames.
- 3. The TXE signal is cleared only if TXFIFO is full.
- 4. The DMA arbitration process starts just after the TXDMAEN bit is set. The TXE interrupt is generated just after the TXEIE is set. As the TXE signal is at an active level, data transfers to TxFIFO start, until TxFIFO becomes full or the DMA transfer completes.
- 5. If all the data to be sent can fit into TxFIFO, the DMA Tx TCIF flag can be raised even before communication on the SPI bus starts. This flag always rises before the SPI transaction is completed.
- 6. The CRC value for a package is calculated continuously frame by frame in the SPIx\_TxCRCR and SPIx\_RxCRCR registers. The CRC information is processed after the entire data package has completed, either automatically by DMA (Tx channel must be set to the number of data frames to be processed) or by SW (the user must handle CRCNEXT bit during the last data frame processing). While the CRC value calculated in SPIx\_TxCRCR is simply sent out by transmitter, received CRC information is loaded into RxFIFO and then compared with the SPIx\_RxCRCR register content (CRC error flag can be raised here if any difference). This is why the user must take care to flush this information from the FIFO, either by software reading out all the stored content of RxFIFO, or by DMA when the proper number of data frames is preset for Rx channel (number of data frames + number of data frames is preset for Rx channel (number of data frames + number of data frames is preset for Rx channel (number of data frames + number of data frames is preset for Rx channel (number of data frames + number of data frames is preset for Rx channel (number of data frames + number of data frames is preset for Rx channel (number of data frames + number of
- 7. In data packed mode, TxE and RxNE events are paired and each read/write access to the FIFO is 16 bits wide until the number of data frames are even. If the TxFIFO is <sup>3</sup>/<sub>4</sub> full FTLVL status stays at FIFO full level. That is why the last odd data frame cannot be stored before the TxFIFO becomes <sup>1</sup>/<sub>2</sub> full. This frame is stored into TxFIFO with an 8-bit access either by software or automatically by DMA when LDMA\_TX control is set.

CRC frames) (see the settings at the example assumption).

8. To receive the last odd data frame in packed mode, the Rx threshold must be changed to 8-bit when the last data frame is processed, either by software setting FRXTH=1 or automatically by a DMA internal signal when LDMA\_RX is set.



# 39.3 SAI implementation

| Reference                     | SAI1 | SAI2 |
|-------------------------------|------|------|
| STM32L43xxx/44xxx/45xxx/46xxx | Х    | -    |

#### Table 183. STM32L43xxx/44xxx/45xxx/46xxx SAI interfaces



### CAN mailbox data low register (CAN\_TDLxR) (x = 0..2)

All bits of this register are write protected when the mailbox is not in empty state.

Address offsets: 0x188, 0x198, 0x1A8 Reset value: 0xXXXX XXXX

| 31 | 30         | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21         | 20   | 19     | 18 | 17 | 16 |  |  |
|----|------------|----|----|----|----|----|----|----|----|------------|------|--------|----|----|----|--|--|
|    | DATA3[7:0] |    |    |    |    |    |    |    |    | DATA2[7:0] |      |        |    |    |    |  |  |
| rw | rw         | rw | rw | rw | rw | rw | rw | rw | rw | rw         | rw   | rw     | rw | rw | rw |  |  |
| 15 | 14         | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5          | 4    | 3      | 2  | 1  | 0  |  |  |
|    | DATA1[7:0] |    |    |    |    |    |    |    |    |            | DATA | 0[7:0] |    |    |    |  |  |
| rw | rw         | rw | rw | rw | rw | rw | rw | rw | rw | rw         | rw   | rw     | rw | rw | rw |  |  |

Bits 31:24 **DATA3[7:0]**: Data byte 3 Data byte 3 of the message.

- Bits 23:16 **DATA2[7:0]**: Data byte 2 Data byte 2 of the message.
- Bits 15:8 **DATA1[7:0]**: Data byte 1 Data byte 1 of the message.
- Bits 7:0 **DATA0[7:0]**: Data byte 0 Data byte 0 of the message. A message can contain from 0 to 8 data bytes and starts with byte 0.

# CAN mailbox data high register (CAN\_TDHxR) (x = 0..2)

All bits of this register are write protected when the mailbox is not in empty state.

Address offsets: 0x18C, 0x19C, 0x1AC Reset value: 0xXXXX XXXX

| 31 | 30         | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21         | 20   | 19       | 18 | 17 | 16 |  |  |  |  |
|----|------------|----|----|----|----|----|----|----|----|------------|------|----------|----|----|----|--|--|--|--|
|    | DATA7[7:0] |    |    |    |    |    |    |    |    |            | DATA | TA6[7:0] |    |    |    |  |  |  |  |
| rw | rw         | rw | rw | rw | rw | rw | rw | rw | rw | rw         | rw   | rw       | rw | rw | rw |  |  |  |  |
| 15 | 14         | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5          | 4    | 3        | 2  | 1  | 0  |  |  |  |  |
|    | DATA5[7:0] |    |    |    |    |    |    |    |    | DATA4[7:0] |      |          |    |    |    |  |  |  |  |
| rw | rw         | rw | rw | rw | rw | rw | rw | rw | rw | rw         | rw   | rw       | rw | rw | rw |  |  |  |  |



#### Address offset: 0x04

Read only = 0xXXXX XXXX where X is factory-programmed

| 31 | 30         | 29 | 28 | 27 | 26 | 25 | 24  | 23      | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|------------|----|----|----|----|----|-----|---------|----|----|----|----|----|----|----|
|    | UID[63:48] |    |    |    |    |    |     |         |    |    |    |    |    |    |    |
| r  | r          | r  | r  | r  | r  | r  | r   | r       | r  | r  | r  | r  | r  | r  | r  |
| 15 | 14         | 13 | 12 | 11 | 10 | 9  | 8   | 7       | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|    |            |    |    |    |    |    | UID | [47:32] |    |    |    |    |    |    |    |
| r  | r          | r  | r  | r  | r  | r  | r   | r       | r  | r  | r  | r  | r  | r  | r  |

#### Bits 31:8 UID[63:40]: LOT\_NUM[23:0] Lot number (ASCII encoded)

Bits 7:0 UID[39:32]: WAF\_NUM[7:0] Wafer number (8-bit unsigned number)

Address offset: 0x08

### Read only = 0xXXXX XXXX where X is factory-programmed

| 31 | 30         | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    | UID[95:80] |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| r  | r          | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  |
| 15 | 14         | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|    | UID[79:64] |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| r  | r          | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  | r  |

Bits 31:0 UID[95:64]: LOT\_NUM[55:24] Lot number (ASCII encoded)

# 45.2 Flash size data register

Base address: 0x1FFF 75E0

Address offset: 0x00

Read only = 0xXXXX where X is factory-programmed

| 15 | 14         | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
|    | FLASH_SIZE |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| r  | r          | r  | r  | r  | r  | r | r | r | r | r | r | r | r | r | r |

Bits 15:0 FLASH\_SIZE[15:0]: Flash memory size

This bitfield indicates the size of the device Flash memory expressed in Kbytes. As an example, 0x040 corresponds to 64 Kbytes.

