



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	156
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	308K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f591bhspmc-gsk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f591bhspmc-gsk5e1</a>

- Multi-function serial communication (built-in transmission/reception FIFO memory) :
  - 2 channels for MB91F591/2/4/6/7/9
  - 6 channels for MB91F59A/B
- < UART (Asynchronous serial interface) >
  - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
  - Parity or no parity is selectable.
  - Built-in dedicated baud rate generator
  - An external clock can be used as the transfer clock
  - Parity, frame, and overrun error detect functions provided
  - DMA transfer support
- < CSIO (Synchronous serial interface) >
  - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
  - SPI supported; master and slave systems supported; 5 to 9-bit data length can be set.
  - Built-in dedicated baud rate generator (Master operation)
  - An external clock can be entered. (Slave operation)
  - Overrun error detect function is provided
  - DMA transfer support
- < LIN-UART (Asynchronous Serial Interface for LIN) >
  - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
  - LIN protocol Revision 2.1 supported
  - Master and slave systems supported
  - Framing error and overrun error detection
  - LIN synch break generation and detection; LIN synch delimiter generation
  - Built-in dedicated baud rate generator
  - An external clock can be adjusted by the reload counter
  - DMA transfer support
- < I<sup>2</sup>C >
  - ch.0 and ch.1 only supported
  - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
  - Standard mode (Max. 100kbps) / high-speed mode (Max. 400kbps) supported
  - DMA transfer supported (for transmission only)
- CAN Controller (C-CAN) : 3 channels
  - Transfer speed : Up to 1Mbps
  - 64-transmission/reception message buffering : 1 channel, 32-transmission/reception message buffering : 2 channels
- Up/down counter: 16-bit × 3 channels for MB91F59A/B
- PPG : 16-bit × 24 channels
- Reload timer :
  - 16-bit × 4 channels for MB91F591/2/4/6/7/9
  - 16-bit × 8 channels for MB91F59A/B
- Free-run timer :
  - 32-bit × 2 channels (Can select each channel for input capture, output compare) for MB91F591/2/4/6/7/9
  - 32-bit × 2 channels (LSYN (LIN synch field detection) for exclusive input capture) for MB91F591/2/4/6/7/9
  - 32-bit × 8 channels (Can select ch.0, 1, 2, and 3 for input capture, output compare) for MB91F59A/B
- Input capture :
  - 32-bit × 6 channels (linked to the free-run timer) for MB91F591/2/4/6/7/9
  - 32-bit × 2 channels (linked to the free-run timer) LSYN (LIN synch field detected) Exclusive for MB91F591/2/4/6/7/9
  - 32-bit × 12 channels (linked to the free-run timer) LSYN (LIN synch field detected) for MB91F59A/B
- Output compare : 32-bit × 4 channels (linked to the free-run timer)
- Sound generator : 5 channels
  - Frequency and amplitude sequencers provided
- Stepping motor controller : 6 channels
  - 8/10-bit PWM
  - High current output supported (4 lines × 6 channels)
  - Can refer back electromotive force using pin-shared A/D converter
- Real-time clock (RTC) (for day, hours, minutes, seconds)
  - Main/sub oscillation frequency can be selected for the operation clock (dual product only)
- Calibration: The hardware watchdog for CR oscillation drive and real-time clock (RTC) for sub clock drive (dual product only)
  - The CR oscillation frequency can be trimmed
  - The main clock to sub clock (dual product only) ratio can be corrected by setting the real-time clock prescaler
- Clock Supervisor
  - Monitoring abnormality (damage of crystal etc.) of sub oscillation (32kHz) (two system clock kinds) of the outside and main oscillation (4 MHz)
  - When abnormality is detected, it switches to the CR clock.
- Base timer : 2 channels
  - 16-bit timer
  - Any of four PWM/PPG/PWC/reload timer functions can be selected and used
  - As for the functions of PWC and reload timer, 2 channels of cascade mode can be used as 32-bit timer.
- CRC generation
- Watchdog timer
  - Hardware watchdog
  - Software watchdog
- NMI
- Interrupt controller
- Interrupt request batch read
  - Multiple interrupts from peripherals can be read by a series of registers.





Pin No.	Pin Name	Polarity	I/O Circuit Types <sup>*1</sup>	Function <sup>*2</sup>
126, 136, 146, 156	DVCC	–	–	SMC large current port power supply pin
125, 135, 145, 155	DVSS	–	–	SMC large current port GND pin
89, 105, 122, 173	VCC5	–	–	+5.0V power supply pin
1, 18, 37, 53, 71, 175, 189	VCC3	–	–	+3.3V power supply pin
19, 36, 52, 72, 82, 88, 104, 123, 170, 174, 188, 208	VSS	–	–	GND pin

<sup>\*1</sup>: For the I/O circuit types, see "I/O Circuit Type".


<sup>\*2</sup>: For switching, see "I/O Port" of Hardware Manual.

BGA Pin No.	Pin Name	Polarity	I/O Circuit Types <sup>1</sup>	Function <sup>*2</sup>
177	P134	-	A	General-purpose I/O port
	ICU5			Input capture ch.5 input pin
	INT5			INT5 External interrupt input pin
	PPG1_3			PPG ch.1 output pin (3)
177	TRG2	-	A	PPG trigger 2 input pin ( ch.8 to ch.11)
	TOT10			Reload timer ch.10 output pin
178	TIOB0	-	K	Base timer TIOB0 input pin
	P132			General-purpose I/O port
	ICU3			Input capture ch.3 input pin
	INT2			INT2 External interrupt input pin
	SOT1			Multi-function serial ch.1 serial data output pin / I <sup>2</sup> C ch.1 serial data I/O pin
	TOT8			Reload timer ch.8 output pin
179	TIOA0	-	K	Base timer TIOA0 output pin
	P130			General-purpose I/O port
	ICU1			Input capture ch.1 input pin
	INT0			INT0 External interrupt input pin
	SCK0			Multi-function serial ch.0 clock I/O pin / I <sup>2</sup> C ch.0 clock I/O pin
180	P127	-	K	General-purpose I/O port
	SOT0			Multi-function serial ch.0 serial data output pin / I <sup>2</sup> C ch.0 serial data I/O pin
181	RSTX	N	F1	External reset input pin
182	RDY	-	O	External bus · Wait input pin
	P057			General-purpose I/O port (3V pin)
183	A20	-	O	External bus · Address bit20 output pin
	P052			General-purpose I/O port(3V pin)
184	A19	-	O	External bus · Address bit19 output pin
	P051			General-purpose I/O port(3V pin)
185	A18	-	O	External bus · Address bit18 output pin
	P050			General-purpose I/O port (3V pin)
186	A13	-	O	External bus · Address bit13 output pin
	P043			General-purpose I/O port (3V pin)
	QSPI_CS0			HS_SPI SSEL0 Output pin
187	A10	-	O	External bus · Address bit10 output pin
	P040			General-purpose I/O port (3V pin)
	QSPI_SIO1			HS_SPI SDATA1 I/O pin
188	A07	-	O	External bus · Address bit7 output pin
	P035			General-purpose I/O port (3V pin)
189	A03	-	O	External bus · Address bit3 output pin
189	P031	-	O	General-purpose I/O port (3V pin)
190	VSS	-	-	GND pin
191	P024	-	O	General-purpose I/O port (3V pin)
192	CS0X	-	O	External bus · Chip select 0 output pin
	P021			General-purpose I/O port (3V pin)
193	BOUT1	-	O	Display digital B1 output pin
	D14			External bus · Data bit14 I/O pin
	P016			General-purpose I/O port (3V pin)

BGA Pin No.	Pin Name	Polarity	I/O Circuit Types <sup>*1</sup>	Function <sup>*2</sup>
194	ROUT1	-	O	Display digital R1 output pin
	D10			External bus · Data bit10 I/O pin
	P012			General-purpose I/O port (3V pin)
195	D5	-	O	External bus · Data bit5 I/O pin
	P005			General-purpose I/O port (3V pin)
	SCK3_1			LIN-UART ch.3 clock I/O pin (1)
	PPG5			PPG ch.5 output pin
	TOT1_2			Reload timer ch.1 output pin (2)
196	D2	-	O	External bus · Data bit2 I/O pin
	P002			General-purpose I/O port (3V pin)
	SCK2_1			LIN-UART ch.2 clock I/O pin (1)
	PPG2			PPG ch.2 output pin
	TIN2_2			Reload timer ch.2 event input pin (2)
197	DEOUT	P	O	Display enable display period output pin
	PG7	-		General-purpose I/O port (3V pin)
198	HSYNC	-	O	Display horizontal sync signal output pin (for Internal sync)/ Display horizontal sync signal input pin (for External sync)
	PG6			General-purpose I/O port (3V pin)
199	BOUT6	-	O	Display digital B6 output pin
	PF6			General-purpose I/O port (3V pin)
200	BOUT2	-	O	Display digital B2 output pin
	PF2			General-purpose I/O port (3V pin)
201	GOUT5	-	O	Display digital G5 output pin
	PE5			General-purpose I/O port (3V pin)
202	GOUT2	-	O	Display digital G2 output pin
	PE2			General-purpose I/O port (3V pin)
203	ROUT5	-	O	Display digital R5 output pin
	PD5			General-purpose I/O port (3V pin)
204	ROUT2	-	O	Display digital R2 output pin
	PD2			General-purpose I/O port (3V pin)
205	VSS	-	-	GND pin
206	CCLK	-	O	For capture, capture clock input pin
	PH3			General-purpose I/O port (3V pin)
207	VSIN	P	O	Capture vertical sync signal input pin
	PG1	-		General-purpose I/O port (3V pin)
208	VCC3	-	-	+3.3V power supply pin
209	VSS	-	-	GND pin
210	VSS	-	-	GND pin
211	VCC3	-	-	+3.3V power supply pin
212	VCC3	-	-	+3.3V power supply pin
213	VSS	-	-	GND pin
214	VCC5	-	-	+5.0V power supply pin
215	FRCK2	-	C	Free-run timer 2 clock input pin
	P117			General-purpose I/O port
	SCK4			LIN-UART ch.4 clock I/O pin
	TRG4			PPG trigger 4 input pin (ch.16 to ch.19)
	TOT0			Reload timer ch.0 output pin
	SGO3			Sound generator ch.3 SGO output pin

Type	Circuit	Remarks
E		<ul style="list-style-type: none"> <li>• Analog input, General-purpose I/O port</li> <li>• Output 1mA,2mA,30mA (large current for SMC)</li> <li>• Pull-up resistor control 50kΩ</li> <li>• Pull-down resistor control 50kΩ</li> <li>• CMOS input</li> <li>• Schmitt input</li> <li>• TTL input</li> <li>• Automotive input</li> </ul>
F1		<ul style="list-style-type: none"> <li>• Schmitt input</li> <li>• Pull-up resistor control 50kΩ (5V cont)</li> </ul>
F2		<ul style="list-style-type: none"> <li>• Schmitt input</li> <li>• Pull-down resistor control 50kΩ (5V cont)</li> </ul>
F3		<ul style="list-style-type: none"> <li>• Schmitt input</li> <li>• Automotive input</li> <li>• Pull-down resistor control 50kΩ (5V cont)</li> </ul>

■ GDC memory map




Note: The GDC area is executed mapping with the little endian.

\*1) Parallel interface supports 64MB of memory space from 0240\_0000<sub>H</sub> to 063F\_FFFC<sub>H</sub> for External FLASH.

\*2) HS-SPI supports additional 192MB of memory space from 0640\_0000<sub>H</sub> to 123F\_FFFF<sub>H</sub>.  
(HS-SPI totally supports 256MB of memory space from 0240\_0000<sub>H</sub> to 123F\_FFFF<sub>H</sub> for External FLASH)

■ GDC memory map



Note: The GDC area is executed mapping with the little endian.

\*1) Parallel interface supports 64MB of memory space from 0240\_0000<sub>H</sub> to 063F\_FFFC<sub>H</sub> for External FLASH.

\*2) HS-SPI supports additional 192MB of memory space from 0640\_0000<sub>H</sub> to 123F\_FFFC<sub>H</sub>.  
(HS-SPI totally supports 256MB of memory space from 0240\_0000<sub>H</sub> to 123F\_FFFC<sub>H</sub> for External FLASH)



Address	Address Offset Value / Register Name				Block
	+0	+1	+2	+3	
000090 <sub>H</sub>	BT1TMR [R] H 00000000 00000000		BT1TMCR [R/W] H -00000000 00000000		Base timer 1
000094 <sub>H</sub>	—	BT1STC [R/W] B 0000-000	—	—	
000098 <sub>H</sub>	BT1PCSR/BT1PRL [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000		
00009C <sub>H</sub>	BTSEL01 [R/W] B ----0000	—	BTSSSR [W] B,H -----11		Base timer 0,1
0000A0 <sub>H</sub>	ADDERH [R/W] B, H, W 00000000 00000000		ADDERL [R/W] B, H, W 00000000 00000000		A/D converter
0000A4 <sub>H</sub>	ADCS1 [R/W] B, H, W 0000000-	ADCS0 [R/W] B, H, W 00000000	ADCR1 [R] B, H, W -----XX	ADCR0 [R] B, H, W XXXXXXXXXX	
0000A8 <sub>H</sub>	ADCT1 [R/W] B, H, W 00010000	ADCT0 [R/W] B, H, W 00101100	ADSCH [R/W] B, H, W ---00000	ADECH [R/W] B, H, W ---00000	
0000AC <sub>H</sub>	—	—	—	—	Reserved
0000B0 <sub>H</sub>	SCR0/(IBCR0) [R/W] B, H, W 0--00000	SMR0 [R/W] B, H, W 000-0000	SSR0 [R/W] B, H, W 0-000011	ESCR0/(IBSR0) [R/W] B, H, W -0000000	Multi-function serial 0
0000B4 <sub>H</sub>	RDR0/(TDR0)[R/W] B, H, W <sup>*1</sup> -----0 00000000		BGR0 [R/W] H, W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits
0000B8 <sub>H</sub>	— / (ISMK0) [R/W] B, H, W ----- <sup>*2</sup>	— / (ISBA0) [R/W] B, H, W ----- <sup>*2</sup>	—	—	
0000BC <sub>H</sub>	FCR10 [R/W] B, H, W ---00100	FCR00 [R/W] B, H, W -0000000	FBYTE20 [R/W] B, H, W 00000000	FBYTE10 [R/W] B, H, W 00000000	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
0000C0 <sub>H</sub>	SCR1/(IBCR1) [R/W] B, H, W 0--00000	SMR1 [R/W] B, H, W 000-0000	SSR1 [R/W] B, H, W 0-000011	ESCR1/(IBSR1) [R/W] B, H, W -0000000	Multi-function serial 1
0000C4 <sub>H</sub>	RDR1/(TDR1)[R/W] B, H, W <sup>*1</sup> -----0 00000000		BGR1 [R/W] H, W 00000000 00000000		*1: Byte access is possible only for access to lower 8 bits
0000C8 <sub>H</sub>	— / (ISMK1) [R/W] B, H, W ----- <sup>*2</sup>	— / (ISBA1) [R/W] B, H, W ----- <sup>*2</sup>	—	—	
0000CC <sub>H</sub>	FCR11 [R/W] B, H, W ---00100	FCR01 [R/W] B, H, W -0000000	FBYTE21 [R/W] B, H, W 00000000	FBYTE11 [R/W] B, H, W 00000000	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
0000D0 <sub>H</sub>	SCR2 [R/W] B, H, W 00000000	SMR2 [R/W] B, H, W 00000000	SSR2 [R/W] B, H, W 00001000	RDR2 /TDR2 [R/W] B, H, W 00000000	LIN-UART2
0000D4 <sub>H</sub>	ESCR2 [R/W] B, H, W 0000X00	ECCR2 [R/W] B, H, W -0000-XX	BGR2 [R/W] B, H, W -00000000 00000000		
0000D8 <sub>H</sub>	SCR3 [R/W] B, H, W 00000000	SMR3 [R/W] B, H, W 00000000	SSR3 [R/W] B, H, W 00001000	RDR3 /TDR3 [R/W] B, H, W 00000000	LIN-UART3
0000DC <sub>H</sub>	ESCR3 [R/W] B, H, W 0000X00	ECCR3 [R/W] B, H, W -0000-XX	BGR3 [R/W] B, H, W -00000000 00000000		

Address	Address Offset Value / Register Name				Block
	+0	+1	+2	+3	
0001C0 <sub>H</sub>	TMRLRA8 [R/W] H XXXXXXXX XXXXXXXX		TMR8 [R] H XXXXXXXX XXXXXXXX		Reload timer 8 MB91F59A/B only
0001C4 <sub>H</sub>	TMRLRB8 [R/W] H XXXXXXXX XXXXXXXX		TMCSR8 [R/W] B, H,W 00000000 0-000000		
0001C8 <sub>H</sub>	TMRLRA9 [R/W] H XXXXXXXX XXXXXXXX		TMR9 [R] H XXXXXXXX XXXXXXXX		Reload timer 9 MB91F59A/B only
0001CC <sub>H</sub>	TMRLRB9 [R/W] H XXXXXXXX XXXXXXXX		TMCSR9 [R/W] B, H,W 00000000 0-000000		
0001D0 <sub>H</sub>	TMRLRA10 [R/W] H XXXXXXXX XXXXXXXX		TMR10 [R] H XXXXXXXX XXXXXXXX		Reload timer 10 MB91F59A/B only
0001D4 <sub>H</sub>	TMRLRB10 [R/W] H XXXXXXXX XXXXXXXX		TMCSR10 [R/W] B, H,W 00000000 0-000000		
0001D8 <sub>H</sub> to 0001DC <sub>H</sub>	—	—	—	—	Reserved
0001E0 <sub>H</sub>	SCR10 [R/W] B,H,W 0--00000	SMR10 [R/W] B,H,W 000-0000	SSR10 [R/W] B,H,W 0-000011	ESCR10 [R/W] B,H,W -0000000	Multi-function serial 10  *1: Byte access is possible only for access to lower 8 bits. MB91F59A/B only
0001E4 <sub>H</sub>	RDR10/(TDR10)[R/W] B,H,W *1 -----0 00000000		BGR10 [R/W] H,W 00000000 00000000		
0001E8 <sub>H</sub>	—	—	—	—	
0001EC <sub>H</sub>	FCR110 [R/W] B,H,W ---00100	FCR010 [R/W] B,H,W -0000000	FBYTE210 [R/W] B,H,W 00000000	FBYTE110 [R/W] B,H,W 00000000	Multi-function serial 11  *1: Byte access is possible only for access to lower 8 bits. MB91F59A/B only
0001F0 <sub>H</sub>	SCR11 [R/W] B,H,W 0--00000	SMR11 [R/W] B,H,W 000-0000	SSR11 [R/W] B,H,W 0-000011	ESCR11 [R/W] B,H,W -0000000	
0001F4 <sub>H</sub>	RDR11/(TDR11)[R/W] B,H,W *1 -----0 00000000		BGR11 [R/W] H,W 00000000 00000000		
0001F8 <sub>H</sub>	—	—	—	—	
0001FC <sub>H</sub>	FCR111 [R/W] B,H,W ---00100	FCR011 [R/W] B,H,W -0000000	FBYTE211 [R/W] B,H,W 00000000	FBYTE111 [R/W] B,H,W 00000000	

Address	Address Offset Value / Register Name				Block
	+0	+1	+2	+3	
0008A4 <sub>H</sub>	WRDR04[R/W] W XXXXXXXXXXXXXXXXXXXX				Wild register [S]
0008A8 <sub>H</sub>	WRAR05[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008AC <sub>H</sub>	WRDR05[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008B0 <sub>H</sub>	WRAR06[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008B4 <sub>H</sub>	WRDR06[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008B8 <sub>H</sub>	WRAR07[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008BC <sub>H</sub>	WRDR07[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008C0 <sub>H</sub>	WRAR08[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008C4 <sub>H</sub>	WRDR08[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008C8 <sub>H</sub>	WRAR09[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008CC <sub>H</sub>	WRDR09[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008D0 <sub>H</sub>	WRAR10[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008D4 <sub>H</sub>	WRDR10[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008D8 <sub>H</sub>	WRAR11[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008DC <sub>H</sub>	WRDR11[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008E0 <sub>H</sub>	WRAR12[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008E4 <sub>H</sub>	WRDR12[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008E8 <sub>H</sub>	WRAR13[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008EC <sub>H</sub>	WRDR13[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008F0 <sub>H</sub>	WRAR14[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008F4 <sub>H</sub>	WRDR14[R/W] W XXXXXXXXXXXXXXXXXXXX				
0008F8 <sub>H</sub>	WRAR15[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008FC <sub>H</sub>	WRDR15[R/W] W XXXXXXXXXXXXXXXXXXXX				
000900 <sub>H</sub> to 000BF8 <sub>H</sub>	—	—	—	—	Reserved
000BFC <sub>H</sub>	—	—	UER [W] B,H,W -----X		OCDU

Address	Address Offset Value / Register Name				Block
	+0	+1	+2	+3	
000E00 <sub>H</sub>	DDR00[R/W] B,H,W 00000000	DDR01[R/W] B,H,W 00000000	DDR02[R/W] B,H,W 00000000	DDR03[R/W] B,H,W 00000000	Data direction register
000E04 <sub>H</sub>	DDR04[R/W] B,H,W 00000000	DDR05[R/W] B,H,W 00000000	DDR06[R/W] B,H,W 00000000	DDR07[R/W] B,H,W 00000000	
000E08 <sub>H</sub>	DDR08[R/W] B,H,W 00000000	DDR09[R/W] B,H,W 00000000	DDR10[R/W] B,H,W 00000000	DDR11[R/W] B,H,W 00000000	
000E0C <sub>H</sub>	DDR12[R/W] B,H,W 00000000	DDR13[R/W] B,H,W 00-000000	—	—	
000E10 <sub>H</sub>	DDRA[R/W] B,H,W 000000--	DDRB[R/W] B,H,W 000000--	DDRC[R/W] B,H,W 000000--	DDRD[R/W] B,H,W 000000--	
000E14 <sub>H</sub>	DDRE[R/W] B,H,W 000000--	DDRF[R/W] B,H,W 000000--	DDRG[R/W] B,H,W 00000000	DDRH[R/W] B,H,W ----0---	
000E18 <sub>H</sub> to 000E1C <sub>H</sub>	—	—	—	—	Reserved
000E20 <sub>H</sub>	PFR00[R/W] B,H,W 00000000	PFR01[R/W] B,H,W 00000000	PFR02[R/W] B,H,W 00000000	PFR03[R/W] B,H,W 00000000	Port function register
000E24 <sub>H</sub>	PFR04[R/W] B,H,W 00000000	PFR05[R/W] B,H,W -0000000	PFR06[R/W] B,H,W 00000000	PFR07[R/W] B,H,W 00000000	
000E28 <sub>H</sub>	PFR08[R/W] B,H,W 00000000	PFR09[R/W] B,H,W 0-000000	PFR10[R/W] B,H,W 00000000	PFR11[R/W] B,H,W 00000000	
000E2C <sub>H</sub>	PFR12[R/W] B,H,W 0-000000	PFR13[R/W] B,H,W ---00000	—	—	
000E30 <sub>H</sub>	PFRA[R/W] B,H,W -----	PFRB[R/W] B,H,W -----	PFRC[R/W] B,H,W -----	PFRD[R/W] B,H,W 000000--	
000E34 <sub>H</sub>	PFRE[R/W] B,H,W 000000--	PFRF[R/W] B,H,W 000000--	PFRG[R/W] B,H,W 00000---	PFRH[R/W] B,H,W -----	
000E38 <sub>H</sub> to 000E3C <sub>H</sub>	—	—	—	—	Reserved

Address	Address Offset Value / Register Name				Block
	+0	+1	+2	+3	
000EE0 <sub>H</sub>	PILR00[R/W] B,H,W 11111111	PILR01[R/W] B,H,W 11111111	PILR02[R/W] B,H,W 11111111	PILR03[R/W] B,H,W 11111111	Port input level selection register
000EE4 <sub>H</sub>	PILR04[R/W] B,H,W 11111111	PILR05[R/W] B,H,W 11111111	PILR06[R/W] B,H,W 11111111	PILR07[R/W] B,H,W 11111111	
000EE8 <sub>H</sub>	PILR08[R/W] B,H,W 11111111	PILR09[R/W] B,H,W 11111111	PILR10[R/W] B,H,W 11111111	PILR11[R/W] B,H,W 11111111	
000EEC <sub>H</sub>	PILR12[R/W] B,H,W 11111111	PILR13[R/W] B,H,W 11-111111	—	—	
000EF0 <sub>H</sub>	PILRA[R/W] B,H,W 111111--	PILRB[R/W] B,H,W 111111--	PILRC[R/W] B,H,W 111111--	PILRD[R/W] B,H,W 111111--	
000EF4 <sub>H</sub>	PILRE[R/W] B,H,W 111111--	PILRF[R/W] B,H,W 111111--	PILRG[R/W] B,H,W 11111111	PILRH[R/W] B,H,W ----1---	
000EF8 <sub>H</sub> to 000EFC <sub>H</sub>	—	—	—	—	Reserved
000F00 <sub>H</sub>	—	—	—	—	Extended Port input level selection register
000F04 <sub>H</sub>	—	—	EPILR06[R/W] B,H,W 00000000	EPILR07[R/W] B,H,W 00000000	
000F08 <sub>H</sub>	EPILR08[R/W] B,H,W 00000000	EPILR09[R/W] B,H,W 00000000	EPILR10[R/W] B,H,W 00000000	EPILR11[R/W] B,H,W 00000000	
000F0C <sub>H</sub>	EPILR12[R/W] B,H,W 00000000	EPILR13[R/W] B,H,W 00-000000	—	—	
000F10 <sub>H</sub> 000F14 <sub>H</sub>	—	—	—	—	
000F18 <sub>H</sub> to 000F1C <sub>H</sub>	—	—	—	—	Reserved
000F20 <sub>H</sub>	—	—	—	—	Port output drive register
000F24 <sub>H</sub>	—	—	PODR06[R/W] B,H,W 00000000	PODR07[R/W] B,H,W 00000000	
000F28 <sub>H</sub>	PODR08[R/W] B,H,W 00000000	PODR09[R/W] B,H,W 00000000	PODR10[R/W] B,H,W 00000000	PODR11[R/W] B,H,W 00000000	
000F2C <sub>H</sub>	PODR12[R/W] B,H,W 00000000	PODR13[R/W] B,H,W 00-000000	—	—	
000F30 <sub>H</sub> 000F34 <sub>H</sub>	—	—	—	—	
000F38 <sub>H</sub>	EPODR06[R/W] B,H,W 00000000	EPODR07[R/W] B,H,W 00000000	EPODR08[R/W] B,H,W 00000000	—	Extended Port output drive register
000F3C <sub>H</sub>	EPODRGD [R/W]B,H,W ----1010	EPODRGF [R/W]B,H,W --101010	—	—	

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1,*2</sup>	V <sub>CC5</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	
	V <sub>CC3</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +4.0	V	V <sub>CC3</sub> ≤ V <sub>CC5</sub>
	DV <sub>CC</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	DV <sub>CC</sub> ≤ V <sub>CC5</sub>
Analog power supply voltage <sup>*1,*2</sup>	AV <sub>CC5</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AVRH5 ≤ AV <sub>CC5</sub> ≤ V <sub>CC5</sub>
	AV <sub>CC3</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +4.0	V	AVR3 ≤ AV <sub>CC3</sub> ≤ V <sub>CC3</sub>
Analog reference voltage <sup>*1</sup>	AVRH5	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AVRH5 ≤ AV <sub>CC5</sub>
	AVR3	V <sub>SS</sub> -0.3	V <sub>SS</sub> +4.0	V	AVR3 ≤ AV <sub>CC3</sub>
Input voltage <sup>*1</sup>	V <sub>I1</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	5V pins other than SMC multiplied pins
	V <sub>I2</sub>	V <sub>SS</sub> -0.3	V <sub>CC3</sub> +0.3	V	3.3V dedicated pin
	V <sub>I3</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	SMC shared pin
Analog pin input voltage <sup>*1</sup>	V <sub>IA5</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	
	V <sub>IA3</sub>	V <sub>SS</sub> -0.3	V <sub>CC3</sub> +0.3	V	
Output voltage <sup>*1</sup>	V <sub>O1</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	5V pins other than SMC multiplied pins
	V <sub>O2</sub>	V <sub>SS</sub> -0.3	V <sub>CC3</sub> +0.3	V	3.3V dedicated pin
	V <sub>O3</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	SMC shared pin
Maximum clamp current	I <sub>CLAMP</sub>	-4	4	mA	*9
Total maximum clamp current	Σ I <sub>CLAMP</sub>	–	20	mA	*9
"L" level maximum output current <sup>*3</sup>	I <sub>OL1</sub>	–	7	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OL2</sub>	–	40	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OL3</sub>	–	30	mA	When setting to 20mA <sup>*8</sup>
"L" level average output current <sup>*4</sup>	I <sub>OLAV1</sub>	–	2	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OLAV2</sub>	–	30	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OLAV3</sub>	–	20	mA	When setting to 20mA <sup>*8</sup>
"L" level total output current <sup>*5</sup>	ΣI <sub>OL1</sub>	–	50	mA	*6
	ΣI <sub>OL2</sub>	–	250	mA	*7
	ΣI <sub>OL3</sub>	–	50	mA	*8
"H" level maximum output current <sup>*3</sup>	I <sub>OH1</sub>	–	-7	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OH2</sub>	–	-40	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OH3</sub>	–	-30	mA	When setting to 20mA <sup>*8</sup>
"H" level average output current <sup>*4</sup>	I <sub>OHAV1</sub>	–	-2	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OHAV2</sub>	–	-30	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OHAV3</sub>	–	-20	mA	When setting to 20mA <sup>*8</sup>
"H" level total output current <sup>*5</sup>	ΣI <sub>OH1</sub>	–	-50	mA	*6
	ΣI <sub>OH2</sub>	–	-250	mA	*7
	ΣI <sub>OH3</sub>	–	-50	mA	*8
Power consumption	P <sub>D</sub>	–	1250	mW	LQFP product
		–	2500	mW	BGA product TEQFP product HQFP product
Operating temperature	T <sub>A</sub>	-40	+105	°C	*10
Storage temperature	T <sub>stg</sub>	-55	+150	°C	

<sup>\*1</sup>: These parameters are based on the condition that V<sub>SS</sub>=AV<sub>SS</sub>=DV<sub>SS</sub>=0.0V

<sup>\*2</sup>: Caution must be taken that AV<sub>CC5</sub> and DV<sub>CC</sub> do not exceed V<sub>CC5</sub>. Similarly, AV<sub>CC3</sub> must not exceed V<sub>CC3</sub>.

<sup>\*3</sup>: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

<sup>\*4</sup>: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.

<sup>\*5</sup>: The total output current is defined as the maximum current value flowing through all of corresponding pins.

<sup>\*6</sup>: Outputs other than P60-P87 and 3V pin.


(TA: Recommended operating conditions, Vcc5=5.0V ± 10%, Vcc3=3.3V ± 10%, Vss=DVss=AVss=0.0V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level input voltage	V <sub>IL1</sub>	P060 to P067, P070 to P077,	CMOS input level is selected	V <sub>ss</sub> -0.3	–	0.3× V <sub>CC5</sub>	V	
	V <sub>IL2</sub>	P080 to P087, P090 to P097, P100 to P107,	CMOS hysteresis Input level is selected	V <sub>ss</sub> -0.3	–	0.3× V <sub>CC5</sub>	V	
	V <sub>IL3</sub>	P110 to P117, P120 to P127,	Automotive input level is selected	V <sub>ss</sub> -0.3	–	0.5× V <sub>CC5</sub>	V	
	V <sub>IL4</sub>	P130 to P137	TTL input level is selected	V <sub>ss</sub> -0.3	–	0.8	V	
	V <sub>IL5</sub>	RSTX, NMIX, MD2	–	V <sub>ss</sub> -0.3	–	0.3× V <sub>CC5</sub>	V	
	V <sub>IL7</sub>	MD0, MD1	–	V <sub>ss</sub> -0.3	–	0.3× V <sub>CC5</sub>	V	
	V <sub>IL8</sub>	DEBUGIF	–	V <sub>ss</sub> -0.3	–	0.8	V	
	V <sub>IL10</sub>	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P057, PA2 to PA7, PB2 to PB7, PC2 to PC7, PD2 to PD7, PE2 to PE7, PF2 to PF7, PG0 to PG7, PH3	CMOS hysteresis input level is selected	V <sub>ss</sub> -0.3	–	0.3× V <sub>CC3</sub>	V	3.3V dedicated pin
	V <sub>IL11</sub>		TTL input level is selected	V <sub>ss</sub> -0.3	–	0.8	V	
	V <sub>IL12</sub>	MD3	–	V <sub>ss</sub> -0.3	–	0.3× V <sub>CC5</sub>	V	BGA product only
	V <sub>IL13</sub>	TDI, TMS, TRST, TCK	–	V <sub>ss</sub> -0.3	–	0.3× V <sub>CC5</sub>	V	BGA product only

11.4.1.1 Sub clock timing (products without s-suffix)


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Source oscillation clock frequency	F <sub>CL</sub>	X0A, X1A	–	–	32.768	–	kHz	
Source oscillation clock cycle time	t <sub>LCYL</sub>	X0A, X1A	–	–	30.52	–	μs	





AC characteristics are specified by the following measurement reference voltage values.






■ Bit setting: ESCR: SCES=0, ECCR: SCDE=1

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7	-	5t <sub>CPP</sub>	-	ns	Internal shift clock Mode: C <sub>L</sub> =80pF + 1 • TTL
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		-50	+50	ns	
Valid SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7,		t <sub>CPP</sub> +80	-	ns	
SCK ↓ → Valid SIN hold time	t <sub>SLIXI</sub>	SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		0	-	ns	
SOT → SCK ↓ delay time	t <sub>SOVLI</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		3t <sub>CPP</sub> -70	-	ns	

**Notes:**

- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.




■ Bit setting: ESCR: SCES=1, ECCR: SCDE=1

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7	-	5t <sub>CPP</sub>	-	ns	Internal shift clock mode: C <sub>L</sub> =80pF+1 • TTL
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		-50	+50	ns	
Valid SIN → SCK ↑ setup time	t <sub>IVSHI</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7,		t <sub>CPP</sub> +80	-	ns	
SCK ↑ → Valid SIN hold time	t <sub>SHIXI</sub>	SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		0	-	ns	
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		3t <sub>CPP</sub> -70	-	ns	

**Notes:**

- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.



**DCLKI Input Standard Mode (DCM3.DCKinv=0)**

Figure 8 shows the setup/hold definition when the external display device (TFT) receives the signal at the falling edge of DCLKO.


**Figure 8. DCLKI Input Standard Mode Setup/Hold Definition**

**DCLKI Input Reverse Edge Mode (DCM3.DCKinv=1)**

Figure 9 shows the setup/hold definition when the external display device (TFT) receives the signal at the rising edge of DCLKO.

**Figure 9. DCLKI Input Reverse Edge Mode Setup/Hold Definition**
