




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | FR81S                                                                                                                                                                         |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                            |
| Speed                      | 80MHz                                                                                                                                                                         |
| Connectivity               | CANbus, CSIO, EBI/EMI, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 156                                                                                                                                                                           |
| Program Memory Size        | 1.0625MB (1.0625M x 8)                                                                                                                                                        |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 64K x 8                                                                                                                                                                       |
| RAM Size                   | 872K x 8                                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 32x8/10b                                                                                                                                                                  |
| Oscillator Type            | External                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                            |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 208-LQFP                                                                                                                                                                      |
| Supplier Device Package    | 208-LQFP (28x28)                                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f594bhpmc-gsk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f594bhpmc-gsk5e1</a> |

## 2.5 Pin Assignment (BGA Product)

| (TOP VIEW) |    |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |    |   |
|------------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|---|
| ▲          | 1  | 2   | 3   | 4   | 5   | 6   | 7   | 8   | 9   | 10  | 11  | 12  | 13  | 14  | 15  | 16  | 17  | 18  | 19  | 20 |   |
| A          | 1  | 2   | 3   | 4   | 5   | 6   | 7   | 8   | 9   | 10  | 11  | 12  | 13  | 14  | 15  | 16  | 17  | 18  | 19  | 20 | A |
| B          | 76 | 77  | 78  | 79  | 80  | 81  | 82  | 83  | 84  | 85  | 86  | 87  | 88  | 89  | 90  | 91  | 92  | 93  | 94  | 21 | B |
| C          | 75 | 144 | 145 | 146 | 147 | 148 | 149 | 150 | 151 | 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 160 | 95  | 22 | C |
| D          | 74 | 143 | 204 | 205 | 206 | 207 | 208 | 209 | 210 | 211 | 212 | 213 | 214 | 215 | 216 | 217 | 218 | 161 | 96  | 23 | D |
| E          | 73 | 142 | 203 | 256 |     |     |     |     |     |     |     |     |     |     |     |     | 219 | 162 | 97  | 24 | E |
| F          | 72 | 141 | 202 | 255 |     |     |     |     |     |     |     |     |     |     |     |     | 220 | 163 | 98  | 25 | F |
| G          | 71 | 140 | 201 | 254 |     |     |     |     |     |     |     |     |     |     |     |     | 221 | 164 | 99  | 26 | G |
| H          | 70 | 139 | 200 | 253 |     |     |     |     |     |     |     |     |     |     |     |     | 222 | 165 | 100 | 27 | H |
| J          | 69 | 138 | 199 | 252 |     |     |     |     |     |     |     |     |     |     |     |     | 223 | 166 | 101 | 28 | J |
| K          | 68 | 137 | 198 | 251 |     |     |     |     |     |     |     |     |     |     |     |     | 224 | 167 | 102 | 29 | K |
| L          | 67 | 136 | 197 | 250 |     |     |     |     |     |     |     |     |     |     |     |     | 225 | 168 | 103 | 30 | L |
| M          | 66 | 135 | 196 | 249 |     |     |     |     |     |     |     |     |     |     |     |     | 226 | 169 | 104 | 31 | M |
| N          | 65 | 134 | 195 | 248 |     |     |     |     |     |     |     |     |     |     |     |     | 227 | 170 | 105 | 32 | N |
| P          | 64 | 133 | 194 | 247 |     |     |     |     |     |     |     |     |     |     |     |     | 228 | 171 | 106 | 33 | P |
| R          | 63 | 132 | 193 | 246 |     |     |     |     |     |     |     |     |     |     |     |     | 229 | 172 | 107 | 34 | R |
| T          | 62 | 131 | 192 | 245 |     |     |     |     |     |     |     |     |     |     |     |     | 230 | 173 | 108 | 35 | T |
| U          | 61 | 130 | 191 | 244 | 243 | 242 | 241 | 240 | 239 | 238 | 237 | 236 | 235 | 234 | 233 | 232 | 231 | 174 | 109 | 36 | U |
| V          | 60 | 129 | 190 | 189 | 188 | 187 | 186 | 185 | 184 | 183 | 182 | 181 | 180 | 179 | 178 | 177 | 176 | 175 | 110 | 37 | V |
| W          | 59 | 128 | 127 | 126 | 125 | 124 | 123 | 122 | 121 | 120 | 119 | 118 | 117 | 116 | 115 | 114 | 113 | 112 | 111 | 38 | W |
| Y          | 58 | 57  | 56  | 55  | 54  | 53  | 52  | 51  | 50  | 49  | 48  | 47  | 46  | 45  | 44  | 43  | 42  | 41  | 40  | 39 | Y |
|            | 1  | 2   | 3   | 4   | 5   | 6   | 7   | 8   | 9   | 10  | 11  | 12  | 13  | 14  | 15  | 16  | 17  | 18  | 19  | 20 |   |

### 3. Pin Description

#### 3.1 Pin Description of LQFP-208/TEQFP-208

| Pin No.                       | Pin Name | Polarity | I/O Circuit Types <sup>*1</sup> | Function <sup>*2</sup>                   |
|-------------------------------|----------|----------|---------------------------------|------------------------------------------|
| 84                            | X0       | –        | L                               | Main clock oscillation input pin         |
| 83                            | X1       | –        | L                               | Main clock oscillation output pin        |
| 171<br>(dual clock product)   | X0A      | –        | N                               | Sub clock oscillation input pin          |
| 172<br>(dual clock product)   | X1A      | –        | N                               | Sub clock oscillation output pin         |
| 171<br>(single clock product) | P137     | –        | A                               | General-purpose I/O port                 |
| 172<br>(single clock product) | P136     | –        | A                               | General-purpose I/O port                 |
| 97                            | NMIX     | N        | F1                              | Non-masking interrupt input pin          |
| 87                            | RSTX     | N        | F1                              | External reset input pin                 |
| 86                            | MD0      | –        | P                               | Mode pin 0                               |
| 85                            | MD1      | –        | P                               | Mode pin 1                               |
| 169                           | MD2      | –        | F2                              | Mode pin 2                               |
| 27                            | P000     | –        | O                               | General-purpose I/O port (3V pin)        |
|                               | D0       | –        |                                 | External bus · Data bit0 I/O pin         |
|                               | SIN2_1   | –        |                                 | LIN-UART ch.2 serial data input pin (1)  |
|                               | TIN0_2   | –        |                                 | Reload timer ch.0 event input pin (2)    |
|                               | PPG0     | –        |                                 | PPG ch.0 output pin                      |
| 28                            | P001     | –        | O                               | General-purpose I/O port (3V pin)        |
|                               | D1       | –        |                                 | External bus · Data bit1 I/O pin         |
|                               | SOT2_1   | –        |                                 | LIN-UART ch.2 serial data output pin (1) |
|                               | TIN1_2   | –        |                                 | Reload timer ch.1 event input pin (2)    |
|                               | PPG1     | –        |                                 | PPG ch.1 output pin                      |
| 29                            | P002     | –        | O                               | General-purpose I/O port (3V pin)        |
|                               | D2       | –        |                                 | External bus · Data bit2 I/O pin         |
|                               | SCK2_1   | –        |                                 | LIN-UART ch.2 clock I/O pin (1)          |
|                               | TIN2_2   | –        |                                 | Reload timer ch.2 event input pin (2)    |
|                               | PPG2     | –        |                                 | PPG ch.2 output pin                      |
| 30                            | P003     | –        | O                               | General-purpose I/O port (3V pin)        |
|                               | D3       | –        |                                 | External bus · Data bit3 I/O pin         |
|                               | SIN3_1   | –        |                                 | LIN-UART ch.3 serial data input pin (1)  |
|                               | TIN3_2   | –        |                                 | Reload timer ch.3 event input pin (2)    |
|                               | PPG3     | –        |                                 | PPG ch.3 output pin                      |
| 31                            | P004     | –        | O                               | General-purpose I/O port (3V pin)        |
|                               | D4       | –        |                                 | External bus · Data bit4 I/O pin         |
|                               | SOT3_1   | –        |                                 | LIN-UART ch.3 serial data output pin (1) |
|                               | TOT0_2   | –        |                                 | Reload timer ch.0 output pin (2)         |
|                               | PPG4     | –        |                                 | PPG ch.4 output pin                      |

| Pin No. | Pin Name | Polarity | I/O Circuit Types <sup>*1</sup> | Function <sup>*2</sup>                              |
|---------|----------|----------|---------------------------------|-----------------------------------------------------|
| 121     | P107     | –        | C                               | General-purpose I/O port                            |
|         | SGO4_1   | –        |                                 | Sound generator ch.4 SGO output pin                 |
|         | AN7      | –        |                                 | ADC Analog 7 input pin                              |
|         | PPG5_1   | –        |                                 | PPG ch.5 output pin (1)                             |
|         | TOT7_1   | –        |                                 | Reload timer ch.7 output pin (1) (MB91F59A/B only)  |
|         | ICU11_1  | –        |                                 | Input capture ch.11 input pin (1) (MB91F59A/B only) |
| 101     | P110     | –        | C                               | General-purpose I/O port                            |
|         | TX1      | –        |                                 | CAN transmission data1 output pin                   |
|         | PPG1_2   | –        |                                 | PPG ch.1 output pin (2)                             |
|         | FRCK5    | –        |                                 | Free-run timer 5 clock input pin(MB91F59A/B only)   |
|         | TOT8_1   | –        |                                 | Reload timer ch.8 output pin (1) (MB91F59A/B only)  |
| 102     | P111     | –        | C                               | General-purpose I/O port                            |
|         | RX1      | –        |                                 | CAN reception data 1 input pin                      |
|         | INT10    | –        |                                 | INT10 External interrupt input pin                  |
|         | PPG2_2   | –        |                                 | PPG ch.2 output pin (2)                             |
|         | FRCK6    | –        |                                 | Free-run timer 6 clock input pin(MB91F59A/B only)   |
|         | TOT9_1   | –        |                                 | Reload timer ch.9 output pin (1) (MB91F59A/B only)  |
| 158     | P112     | –        | C                               | General-purpose I/O port                            |
|         | TX2      | –        |                                 | CAN transmission data 2 output pin                  |
|         | PPG3_2   | –        |                                 | PPG ch.3 output pin (2)                             |
|         | TOT10_1  | –        |                                 | Reload timer ch.10 output pin (1) (MB91F59A/B only) |
| 159     | P113     | –        | C                               | General-purpose I/O port                            |
|         | RX2      | –        |                                 | CAN reception data 2 input pin                      |
|         | INT11    | –        |                                 | INT11 External interrupt input pin                  |
|         | PPG4_2   | –        |                                 | PPG ch.4 output pin (2)                             |
|         | TIN7     | –        |                                 | Reload timer ch.7 event input pin(MB91F59A/B only)  |
| 162     | P114     | –        | C                               | General-purpose I/O port                            |
|         | SGA2     | –        |                                 | Sound generator ch.2 SGA output pin                 |
|         | SCK3     | –        |                                 | LIN-UART ch.3 clock I/O pin                         |
|         | TRG3     | –        |                                 | PPG trigger 3 input pin (ch.12 to ch.15)            |
|         | TIN1     | –        |                                 | Reload timer ch.1 event input pin                   |
|         | ICU5_1   | –        |                                 | Input capture ch.5 input pin (1)                    |
|         | FRCK7    | –        |                                 | Free-run timer 7 clock input pin(MB91F59A/B only)   |
| 163     | P115     | –        | C                               | General-purpose I/O port                            |
|         | SGO2     | –        |                                 | Sound generator ch.2 SGO output pin                 |
|         | SIN4     | –        |                                 | LIN-UART ch.4 serial data input pin                 |
|         | TIN2     | –        |                                 | Reload timer ch.2 event input pin                   |
|         | FRCK4    | –        |                                 | Free-run timer 4 clock input pin(MB91F59A/B only)   |
| 164     | P116     | –        | C                               | General-purpose I/O port                            |
|         | SGA3     | –        |                                 | Sound generator ch.3 SGA output pin                 |
|         | SOT4     | –        |                                 | LIN-UART ch.4 serial data output pin                |
|         | TIN3     | –        |                                 | Reload timer ch.3 event input pin                   |
|         | FRCK3    | –        |                                 | Free-run timer 3 clock input pin(MB91F59A/B only)   |
| 165     | P117     | –        | C                               | General-purpose I/O port                            |
|         | SGO3     | –        |                                 | Sound generator ch.3 SGO output pin                 |
|         | SCK4     | –        |                                 | LIN-UART ch.4 clock I/O pin                         |
|         | TRG4     | –        |                                 | PPG trigger 4 input pin (ch.16 to ch.19)            |
|         | TOT0     | –        |                                 | Reload timer ch.0 output pin                        |
|         | FRCK2    | –        |                                 | Free-run timer 2 clock input pin(MB91F59A/B only)   |

## 5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 5.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### ■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### ■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### ■ Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

##### 1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

##### 2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

##### 3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### ■ Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

**CAUTION:** The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

#### ■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### ■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## 6. Handling Devices

This section explains the latch-up prevention and treatment of a pin.

### ■ For latch-up prevention

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC pin and VSS pin, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supply (AVCC5, AVRH5), the NTSC power supply (AVCC3, AVR3), analog input and power supply to high-current output buffer pins must not be exceed the digital power supply (VCC5 or VCC3) when the power supply to the analog system and high-current output buffer pins is turned on or off.

In the correct power-on sequence of the microcontroller, turn on the digital power supply (VCC5), analog power supplies (AVCC5, AVRH5), and the power supply of high-current output buffer pins (DVCC) simultaneously. Or, turn on the digital power supply (VCC5), and then turn on analog power supplies (AVCC5, AVRH5) and the power supply of high-current output buffer pins (DVCC).

In the correct power-on sequence of GDC, similarly turn on the digital power supply (VCC3) and the NTSC analog power supply (AVCC3) simultaneously. Or, turn on the digital power supply (VCC3), and then turn on the NTSC analog power supply (AVCC3).

### ■ Treatment of unused pins


If unused input pins are left open, they may cause a permanent damage to the device due to malfunction or latch-up. Connect a  $2k\Omega$  resistor to each of unused pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for opening or they must be set to the input state and treated in the same way as for the input pins.

### ■ Power supply pins

The device is designed to ensure that if the device contains multiple VCC pin or VSS pin, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in Figure 1, all Vss power supply pins must be treated in the similar way. If multiple Vcc or Vss systems are connected, the device cannot operate correctly even within the guaranteed operating range.

**Figure 1. Power Supply Input Pins**



The power supply pins should be connected to VCC pin and VSS pin of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between the VCC pin and the VSS pin.

As for BGA package product, the solder balls of VSS and VCC are placed in the most internal circumference of solder-ball-placement. In order to connect bypass capacitor close to these balls, the capacitors had better be implemented on the back side of a system board surface on which BGA package is implemented.

**■Crystal oscillation circuit**

An external noise to the X0 pin or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out the X0 pin and the X1 pin, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 pin and X1 pin by ground circuits.

**■Mode pins (MD2, MD1, MD0)**

Connect the MD2, MD1 and MD0 mode pin to the VCC pin or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and the VCC pin or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

**■During power-on**

To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50μs or longer (between 0.2V and 2.7V) during power-on.

**■Notes during PLL clock operation**

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self-oscillator circuit built in the PLL clock. This operation is not guaranteed.

**■Treatment of A/D converter power supply pins**

Connect the pins to have AVCC5=AVRH5=VCC5 and AVSS5/AVRL5=VSS even if the A/D converter is not used.

Also, similarly connect the pins of NTSC A/D converter power supply to have AVCC3=VCC3 and AVSS3=VSS. At this time, open VIN/REFOUT.

**■Notes on using external clock**

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

**■Power-on sequence of A/D converter analog inputs**

Be sure to turn on the digital power supply (Vcc5) first, and then turn on the A/D converter power supplies (AVcc5, AVRH5, AVRL5) and analog inputs (AN0 to AN31). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply (Vcc5). When the AVRH5 pin voltage is turned on or off, it must not exceed AVCC5. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVcc5. (However, the analog power supply and digital power supply can be turned on or off simultaneously.)

Be sure to similarly turn on the digital power supply (VCC3) first, and then turn on the A/D converter power supply (AVCC3) for NTSC and NTSC inputs (VIN, AVR). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply (VCC3).

**■Treatment of power supplies for high current output buffer pins (DVcc, DVss)**

Be sure to turn on the digital power supply (Vcc) first, and then turn on the power supplies for high current output buffer pins (DVcc, DVss). Also, turn off the power supplies for high current output buffer pins first, and then turn off the digital power supply (Vcc).

Even if the high current output buffer pins are used as general-purpose ports, the power supplies of high current output buffer pins (DVcc, DVss) must be powered. (The power supplies of high current output buffer pins and the digital power supplies can be turned on or off simultaneously.)

**■Treatment of C pin**

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

**■Function switching of a multiplexed port**

To switch between the port function and the multiplexed pin function, use the PFR (port function register).

**■Low-power consumption mode**


To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in the "Activating the sleep mode, watch mode, or stop mode" or the "Activating the watch mode (power-off) or stop mode(power-off)" of "POWER CONSUMPTION CONTROL".

Power supply for GDC can be turned off separately from the microcontroller.

Take the following notes when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.

■ MB91F59A/59B



Note: I/O of peripheral functions can be confirmed at "PIN ASSIGNMENT" and "PIN DESCRIPTION".

| Address             | Address Offset Value / Register Name                 |    |                                    |    | Block                                          |
|---------------------|------------------------------------------------------|----|------------------------------------|----|------------------------------------------------|
|                     | +0                                                   | +1 | +2                                 | +3 |                                                |
| 000310 <sub>H</sub> | —                                                    | —  | MPUCR [R/W] H<br>000000-0 ----0100 |    | MPU [S]<br>(Only the CPU can access this area) |
| 000314 <sub>H</sub> | —                                                    | —  | —                                  | —  |                                                |
| 000318 <sub>H</sub> | —                                                    |    |                                    |    |                                                |
| 00031C <sub>H</sub> | —                                                    | —  | —                                  |    |                                                |
| 000320 <sub>H</sub> | DPVAR [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                    |    |                                                |
| 000324 <sub>H</sub> | —                                                    | —  | DPVSR [R/W] H<br>----- 00000--0    |    |                                                |
| 000328 <sub>H</sub> | DEAR [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX    |    |                                    |    |                                                |
| 00032C <sub>H</sub> | —                                                    | —  | DESR [R/W] H<br>----- 00000--0     |    |                                                |
| 000330 <sub>H</sub> | PABR0 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                |
| 000334 <sub>H</sub> | —                                                    | —  | PACR0 [R/W] H<br>000000-0 00000--0 |    |                                                |
| 000338 <sub>H</sub> | PABR1 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                |
| 00033C <sub>H</sub> | —                                                    | —  | PACR1 [R/W] H<br>000000-0 00000--0 |    |                                                |
| 000340 <sub>H</sub> | PABR2 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                |
| 000344 <sub>H</sub> | —                                                    | —  | PACR2 [R/W] H<br>000000-0 00000--0 |    |                                                |
| 000348 <sub>H</sub> | PABR3 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                |
| 00034C <sub>H</sub> | —                                                    | —  | PACR3 [R/W] H<br>000000-0 00000--0 |    |                                                |
| 000350 <sub>H</sub> | PABR4 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    | MPU [S]<br>(Only the CPU can access this area) |
| 000354 <sub>H</sub> | —                                                    | —  | PACR4 [R/W] H<br>000000-0 00000--0 |    |                                                |
| 000358 <sub>H</sub> | PABR5 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                |
| 00035C <sub>H</sub> | —                                                    | —  | PACR5 [R/W] H<br>000000-0 00000--0 |    |                                                |
| 000360 <sub>H</sub> | PABR6 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                |
| 000364 <sub>H</sub> | —                                                    | —  | PACR6 [R/W] H<br>000000-0 00000--0 |    |                                                |
| 000368 <sub>H</sub> | PABR7 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                |
| 00036C <sub>H</sub> | —                                                    | —  | PACR7 [R/W] H<br>000000-0 00000--0 |    |                                                |

| Address                                      | Address Offset Value / Register Name                                       |                                                                            |                                                                            |                                                                               | Block                                                                                  |
|----------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------|-------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|
|                                              | +0                                                                         | +1                                                                         | +2                                                                         | +3                                                                            |                                                                                        |
| 000400 <sub>H</sub>                          | ICSEL0[R/W]<br>B, H, W<br>-----000                                         | ICSEL1[R/W]<br>B, H, W<br>-----000                                         | ICSEL2[R/W]<br>B, H, W<br>-----0 <sup>*1</sup><br>-----00 <sup>*2</sup>    | ICSEL3[R/W]<br>B, H, W<br>-----0 <sup>*1</sup><br>-----00 <sup>*2</sup>       | Generation and clear of DMA transfer request<br>*1:MB91F591/2/4/6/7/9<br>*2:MB91F59A/B |
| 000404 <sub>H</sub>                          | ICSEL4[R/W]<br>B, H, W<br>-----0                                           | ICSEL5[R/W]<br>B, H, W<br>-----0                                           | ICSEL6[R/W]<br>B, H, W<br>-----000                                         | ICSEL7[R/W]<br>B, H, W<br>-----000                                            |                                                                                        |
| 000408 <sub>H</sub>                          | ICSEL8[R/W]<br>B, H, W<br>-----00                                          | ICSEL9[R/W]<br>B, H, W<br>-----00 <sup>*1</sup><br>-----000 <sup>*2</sup>  | ICSEL10[R/W]<br>B, H, W<br>-----00 <sup>*1</sup><br>-----000 <sup>*2</sup> | ICSEL11[R/W]<br>B, H, W<br>-----00                                            |                                                                                        |
| 00040C <sub>H</sub>                          | ICSEL12[R/W]<br>B, H, W<br>-----00                                         | ICSEL13[R/W]<br>B, H, W<br>-----0                                          | ICSEL14[R/W]<br>B, H, W<br>-----0                                          | ICSEL15[R/W]<br>B, H, W<br>----- <sup>*1</sup><br>-----0 <sup>*2</sup>        |                                                                                        |
| 000410 <sub>H</sub>                          | ICSEL16[R/W]<br>B, H, W<br>----- <sup>*1</sup><br>-----0 <sup>*2</sup>     | ICSEL17[R/W]<br>B, H, W<br>----- <sup>*1</sup><br>-----0 <sup>*2</sup>     | ICSEL18[R/W]<br>B, H, W<br>----- <sup>*1</sup><br>-----0 <sup>*2</sup>     | ICSEL19[R/W]<br>B, H, W<br>-----000                                           |                                                                                        |
| 000414 <sub>H</sub>                          | ICSEL20[R/W]<br>B, H, W<br>-----000                                        | ICSEL21[R/W]<br>B, H, W<br>-----00                                         | ICSEL22[R/W]<br>B, H, W<br>-----00                                         | —                                                                             |                                                                                        |
| 000418 <sub>H</sub>                          | IRPR0H[R]<br>B, H, W<br>00----- <sup>*1</sup><br>0000----- <sup>*2</sup>   | IRPR0L[R]<br>B, H, W<br>00----- <sup>*1</sup><br>0000----- <sup>*2</sup>   | IRPR1H[R]<br>B, H, W<br>00-----                                            | IRPR1L[R]<br>B, H, W<br>00-----                                               | Interrupt request batch read register<br>*1:MB91F591/2/4/6/7/9<br>*2:MB91F59A/B        |
| 00041C <sub>H</sub>                          | IRPR2H[R]<br>B, H, W<br>00-----                                            | IRPR2L[R]<br>B, H, W<br>00-----                                            | IRPR3H[R]<br>B, H, W<br>000000--                                           | IRPR3L[R]<br>B, H, W<br>000000--                                              |                                                                                        |
| 000420 <sub>H</sub>                          | IRPR4H[R]<br>B, H, W<br>0000----- <sup>*1</sup><br>000000--- <sup>*2</sup> | IRPR4L[R]<br>B, H, W<br>0000----- <sup>*1</sup><br>000000--- <sup>*2</sup> | IRPR5H[R]<br>B, H, W<br>0000----- <sup>*1</sup><br>000000--- <sup>*2</sup> | IRPR5L[R]<br>B, H, W<br>0----- <sup>*1</sup><br>000----- <sup>*2</sup>        |                                                                                        |
| 000424 <sub>H</sub>                          | IRPR6H[R]<br>B, H, W<br>00--0--- <sup>*1</sup><br>000000--- <sup>*2</sup>  | IRPR6L[R]<br>B, H, W<br>000----- <sup>*1</sup><br>0000----- <sup>*2</sup>  | IRPR7H[R]<br>B, H, W<br>-00----- <sup>*1</sup><br>-0000--- <sup>*2</sup>   | IRPR7L[R]<br>B, H, W<br>-----0 <sup>*1</sup><br>-----00 <sup>*2</sup>         |                                                                                        |
| 000428 <sub>H</sub>                          | IRPR8H[R]<br>B, H, W<br>00----- <sup>*1</sup><br>0000----- <sup>*2</sup>   | IRPR8L[R]<br>B, H, W<br>00----- <sup>*1</sup><br>0000----- <sup>*2</sup>   | IRPR9H[R]<br>B, H, W<br>00-----                                            | IRPR9L[R]<br>B, H, W<br>00-----                                               |                                                                                        |
| 00042C <sub>H</sub>                          | IRPR10H[R]<br>B, H, W<br>00-----                                           | IRPR10L[R]<br>B, H, W<br>00-----                                           | IRPR11H[R]<br>B, H, W<br>00-----                                           | IRPR11L[R]<br>B, H, W<br>00-----                                              | Interrupt request batch read register<br>MB91F59A/B only                               |
| 000430 <sub>H</sub>                          | IRPR12H[R]<br>B, H, W<br>00-----                                           | IRPR12L[R]<br>B, H, W<br>00-----                                           | IRPR13H[R]<br>B, H, W<br>000----- <sup>*1</sup><br>000000--- <sup>*2</sup> | IRPR13L[R]<br>B, H, W<br>000000--- <sup>*1</sup><br>00000000--- <sup>*2</sup> | Interrupt request batch read register<br>*1:MB91F591/2/4/6/7/9<br>*2:MB91F59A/B        |
| 000434 <sub>H</sub>                          | IRPR14H[R]<br>B, H, W<br>00000000                                          | IRPR14L[R]<br>B, H, W<br>00000000                                          | IRPR15H[R]<br>B, H, W<br>000----- <sup>*1</sup><br>0000--- <sup>*2</sup>   | —                                                                             |                                                                                        |
| 000438 <sub>H</sub> ,<br>00043C <sub>H</sub> | —                                                                          | —                                                                          | —                                                                          | —                                                                             | Reserved                                                                               |

| Address             | Address Offset Value / Register Name                    |                                     |                                        |                                    | Block                                                                                                             |
|---------------------|---------------------------------------------------------|-------------------------------------|----------------------------------------|------------------------------------|-------------------------------------------------------------------------------------------------------------------|
|                     | +0                                                      | +1                                  | +2                                     | +3                                 |                                                                                                                   |
| 000490 <sub>H</sub> | IORR0[R/W]<br>B, H, W<br>-0000000                       | IORR1[R/W]<br>B, H, W<br>-0000000   | IORR2[R/W]<br>B, H, W<br>-0000000      | IORR3[R/W]<br>B, H, W<br>-0000000  | DMA transfer request from a peripheral [S]                                                                        |
| 000494 <sub>H</sub> | IORR4[R/W]<br>B, H, W<br>-0000000                       | IORR5[R/W]<br>B, H, W<br>-0000000   | IORR6[R/W]<br>B, H, W<br>-0000000      | IORR7[R/W]<br>B, H, W<br>-0000000  |                                                                                                                   |
| 000498 <sub>H</sub> | IORR8[R/W]<br>B, H, W<br>-0000000                       | IORR9[R/W]<br>B, H, W<br>-0000000   | IORR10[R/W]<br>B, H, W<br>-0000000     | IORR11[R/W]<br>B, H, W<br>-0000000 |                                                                                                                   |
| 00049C <sub>H</sub> | IORR12[R/W]<br>B, H, W<br>-0000000                      | IORR13[R/W]<br>B, H, W<br>-0000000  | IORR14[R/W]<br>B, H, W<br>-0000000     | IORR15[R/W]<br>B, H, W<br>-0000000 |                                                                                                                   |
| 0004A0 <sub>H</sub> | —                                                       | —                                   | —                                      | —                                  | Reserved                                                                                                          |
| 0004A4 <sub>H</sub> | CANPRE [R/W]<br>B,H,W<br>----0000                       | —                                   | —                                      | —                                  | CAN prescaler                                                                                                     |
| 0004A8 <sub>H</sub> | CPCLR6 [R/W] W<br>11111111 11111111 11111111 11111111   |                                     |                                        |                                    | Free-run timer 6<br>MB91F59A/B only                                                                               |
| 0004AC <sub>H</sub> | TCDT6 [R/W] W<br>00000000 00000000 00000000 00000000    |                                     |                                        |                                    |                                                                                                                   |
| 0004B0 <sub>H</sub> | TCCSH6 [R/W]<br>B, H, W<br>0----00                      | TCCSL6 [R/W]<br>B, H, W<br>-1-00000 | —                                      |                                    |                                                                                                                   |
| 0004B4 <sub>H</sub> | —                                                       | —                                   | —                                      | —                                  | Reserved                                                                                                          |
| 0004B8 <sub>H</sub> | CUCR0 [R/W] B,H,W<br>----- --0--00                      |                                     | CUTD0 [R/W] B,H,W<br>10000000 00000000 |                                    | RTC/WDT1<br>calibration (Calibration)                                                                             |
| 0004BC <sub>H</sub> | CUTR0 [R] B,H,W<br>----- 00000000 00000000 00000000     |                                     |                                        |                                    |                                                                                                                   |
| 0004C0 <sub>H</sub> | —                                                       | —                                   | —                                      | —                                  |                                                                                                                   |
| 0004C4 <sub>H</sub> | CUCR1 [R/W] B,H,W<br>----- --0--00                      |                                     | CUTD1[R/W] B,H,W<br>11000011 01010000  |                                    |                                                                                                                   |
| 0004C8 <sub>H</sub> | CUTR1 [R] B,H,W<br>----- 00000000 00000000 00000000     |                                     |                                        |                                    |                                                                                                                   |
| 0004CC <sub>H</sub> | CRTR [R/W]<br>B,H,W<br>01111111                         | —                                   | —                                      | —                                  | RC trimming<br>setting register                                                                                   |
| 0004D0 <sub>H</sub> | CPCLR7 [R/W] W<br>11111111 11111111 11111111 11111111   |                                     |                                        |                                    | Free-run timer 7<br>MB91F59A/B only                                                                               |
| 0004D4 <sub>H</sub> | TCDT7 [R/W] W<br>00000000 00000000 00000000 00000000    |                                     |                                        |                                    |                                                                                                                   |
| 0004D8 <sub>H</sub> | TCCSH7 [R/W]<br>B, H, W<br>0-----00                     | TCCSL7 [R/W]<br>B, H, W<br>-1-00000 | —                                      |                                    |                                                                                                                   |
| 0004DC <sub>H</sub> | —                                                       | —                                   | —                                      | —                                  | Reserved                                                                                                          |
| 0004E0 <sub>H</sub> | SCR8 [R/W]<br>B,H,W<br>0--00000                         | SMR8 [R/W]<br>B,H,W<br>000-0000     | SSR8 [R/W]<br>B,H,W<br>0-000011        | ESCR8 [R/W]<br>B,H,W<br>-0000000   | Multi-function serial 8<br><br>*1: Byte access is possible<br>only for access to lower 8 bits.<br>MB91F59A/B only |
| 0004E4 <sub>H</sub> | RDR8/(TDR8)[R/W] B,H,W <sup>*1</sup><br>-----0 00000000 |                                     | BGR8 [R/W] H,W<br>00000000 00000000    |                                    |                                                                                                                   |
| 0004E8 <sub>H</sub> | —                                                       | —                                   | —                                      | —                                  |                                                                                                                   |
| 0004EC <sub>H</sub> | FCR18 [R/W]<br>B,H,W<br>---00100                        | FCR08 [R/W]<br>B,H,W<br>-0000000    | FBYTE28 [R/W]<br>B,H,W<br>00000000     | FBYTE18 [R/W]<br>B,H,W<br>00000000 |                                                                                                                   |

| Address                                          | Address Offset Value / Register Name                 |    |                                    |                         | Block              |
|--------------------------------------------------|------------------------------------------------------|----|------------------------------------|-------------------------|--------------------|
|                                                  | +0                                                   | +1 | +2                                 | +3                      |                    |
| 000CAC <sub>H</sub>                              | DDAR10[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         | DMA controller [S] |
| 000CB0 <sub>H</sub>                              | DCCR11[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |                         |                    |
| 000CB4 <sub>H</sub>                              | DCSR11[R/W] H<br>0-----000                           |    | DTCR11[R/W] H<br>00000000 00000000 |                         |                    |
| 000CB8 <sub>H</sub>                              | DSAR11[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CBC <sub>H</sub>                              | DDAR11[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CC0 <sub>H</sub>                              | DCCR12[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |                         |                    |
| 000CC4 <sub>H</sub>                              | DCSR12[R/W] H<br>0-----000                           |    | DTCR12[R/W] H<br>00000000 00000000 |                         |                    |
| 000CC8 <sub>H</sub>                              | DSAR12[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CCC <sub>H</sub>                              | DDAR12[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CD0 <sub>H</sub>                              | DCCR13[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |                         |                    |
| 000CD4 <sub>H</sub>                              | DCSR13[R/W] H<br>0-----000                           |    | DTCR13[R/W] H<br>00000000 00000000 |                         |                    |
| 000CD8 <sub>H</sub>                              | DSAR13[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CDC <sub>H</sub>                              | DDAR13[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CE0 <sub>H</sub>                              | DCCR14[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |                         |                    |
| 000CE4 <sub>H</sub>                              | DCSR14[R/W] H<br>0-----000                           |    | DTCR14[R/W] H<br>00000000 00000000 |                         |                    |
| 000CE8 <sub>H</sub>                              | DSAR14[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CEC <sub>H</sub>                              | DDAR14[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CF0 <sub>H</sub>                              | DCCR15[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |                         |                    |
| 000CF4 <sub>H</sub>                              | DCSR15[R/W] H<br>0-----000                           |    | DTCR15[R/W] H<br>00000000 00000000 |                         |                    |
| 000CF8 <sub>H</sub>                              | DSAR15[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000CFC <sub>H</sub>                              | DDAR15[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |                         |                    |
| 000D00 <sub>H</sub><br>to<br>000DF0 <sub>H</sub> | —                                                    | —  | —                                  | —                       | Reserved [S]       |
| 000DF4 <sub>H</sub>                              | —                                                    | —  | DNMIR[R/W] B<br>0-----0            | DILVR[R/W] B<br>---1111 | DMA controller [S] |
| 000DF8 <sub>H</sub>                              | DMACR[R/W] W<br>0-----0-----                         |    |                                    |                         |                    |
| 000DFC <sub>H</sub>                              | —                                                    | —  | —                                  | —                       | Reserved [S]       |

| Address                                          | Address Offset Value / Register Name |                                 |                                 |                                 | Block                   |
|--------------------------------------------------|--------------------------------------|---------------------------------|---------------------------------|---------------------------------|-------------------------|
|                                                  | +0                                   | +1                              | +2                              | +3                              |                         |
| 000E00 <sub>H</sub>                              | DDR00[R/W]<br>B,H,W<br>00000000      | DDR01[R/W]<br>B,H,W<br>00000000 | DDR02[R/W]<br>B,H,W<br>00000000 | DDR03[R/W]<br>B,H,W<br>00000000 | Data direction register |
| 000E04 <sub>H</sub>                              | DDR04[R/W]<br>B,H,W<br>00000000      | DDR05[R/W]<br>B,H,W<br>00000000 | DDR06[R/W]<br>B,H,W<br>00000000 | DDR07[R/W]<br>B,H,W<br>00000000 |                         |
| 000E08 <sub>H</sub>                              | DDR08[R/W]<br>B,H,W<br>00000000      | DDR09[R/W]<br>B,H,W<br>00000000 | DDR10[R/W]<br>B,H,W<br>00000000 | DDR11[R/W]<br>B,H,W<br>00000000 |                         |
| 000E0C <sub>H</sub>                              | DDR12[R/W]<br>B,H,W<br>00000000      | DDR13[R/W]<br>B,H,W<br>00-00000 | —                               | —                               |                         |
| 000E10 <sub>H</sub>                              | DDRA[R/W]<br>B,H,W<br>000000--       | DDRB[R/W]<br>B,H,W<br>000000--  | DDRC[R/W]<br>B,H,W<br>000000--  | DDRD[R/W]<br>B,H,W<br>000000--  |                         |
| 000E14 <sub>H</sub>                              | DDRE[R/W]<br>B,H,W<br>000000--       | DDRF[R/W]<br>B,H,W<br>000000--  | DDRG[R/W]<br>B,H,W<br>00000000  | DDRH[R/W]<br>B,H,W<br>----0---  |                         |
| 000E18 <sub>H</sub><br>to<br>000E1C <sub>H</sub> | —                                    | —                               | —                               | —                               | Reserved                |
| 000E20 <sub>H</sub>                              | PFR00[R/W]<br>B,H,W<br>00000000      | PFR01[R/W]<br>B,H,W<br>00000000 | PFR02[R/W]<br>B,H,W<br>00000000 | PFR03[R/W]<br>B,H,W<br>00000000 | Port function register  |
| 000E24 <sub>H</sub>                              | PFR04[R/W]<br>B,H,W<br>00000000      | PFR05[R/W]<br>B,H,W<br>-0000000 | PFR06[R/W]<br>B,H,W<br>00000000 | PFR07[R/W]<br>B,H,W<br>00000000 |                         |
| 000E28 <sub>H</sub>                              | PFR08[R/W]<br>B,H,W<br>00000000      | PFR09[R/W]<br>B,H,W<br>0-000000 | PFR10[R/W]<br>B,H,W<br>00000000 | PFR11[R/W]<br>B,H,W<br>00000000 |                         |
| 000E2C <sub>H</sub>                              | PFR12[R/W]<br>B,H,W<br>0-000000      | PFR13[R/W]<br>B,H,W<br>---00000 | —                               | —                               |                         |
| 000E30 <sub>H</sub>                              | PFRA[R/W]<br>B,H,W<br>-----          | PFRB[R/W]<br>B,H,W<br>-----     | PFRC[R/W]<br>B,H,W<br>-----     | PFRD[R/W]<br>B,H,W<br>000000--  |                         |
| 000E34 <sub>H</sub>                              | PFRE[R/W]<br>B,H,W<br>000000--       | PFRF[R/W]<br>B,H,W<br>000000--  | PFRG[R/W]<br>B,H,W<br>00000---  | PFRH[R/W]<br>B,H,W<br>-----     |                         |
| 000E38 <sub>H</sub><br>to<br>000E3C <sub>H</sub> | —                                    | —                               | —                               | —                               | Reserved                |

| Address                                          | Address Offset Value / Register Name                    |                                               |                                        |    | Block                                           |
|--------------------------------------------------|---------------------------------------------------------|-----------------------------------------------|----------------------------------------|----|-------------------------------------------------|
|                                                  | +0                                                      | +1                                            | +2                                     | +3 |                                                 |
| 002500 <sub>H</sub>                              | SEEARH[R] B,H,W<br>--000000 00000000                    |                                               | DEEARH[R] B,H,W<br>--000000 00000000   |    | AHB RAM ECC control register<br>MB91F59A/B only |
| 002504 <sub>H</sub>                              | EECSRH[R/W] B,H,W<br>----0000                           | —                                             | EFEARH[R/W]B,H,W<br>--000000 00000000  |    |                                                 |
| 002508 <sub>H</sub>                              | —                                                       | EFECRH[R/W]B,H,W<br>-----0 00000000 00000000  |                                        |    |                                                 |
| 00250C <sub>H</sub><br>to<br>002FFC <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved                                        |
| 003000 <sub>H</sub>                              | SEEARA[R] B,H,W<br>-----000 00000000                    |                                               | DEEARA[R] B,H,W<br>-----000 00000000   |    | Backup RAM<br>ECC control register              |
| 003004 <sub>H</sub>                              | EECSRA [R/W] B,H,W<br>----0000                          | —                                             | EFEARA[R/W] B,H,W<br>-----000 00000000 |    |                                                 |
| 003008 <sub>H</sub>                              | —                                                       | EFECRA[R/W] B,H,W<br>-----0 00000000 00000000 |                                        |    |                                                 |
| 00300C <sub>H</sub><br>to<br>003FFC <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved                                        |
| 004000 <sub>H</sub><br>to<br>005FFC <sub>H</sub> | Backup RAM                                              |                                               |                                        |    | Backup RAM area                                 |
| 006000 <sub>H</sub><br>to<br>00EFFC <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved                                        |
| 00F000 <sub>H</sub><br>to<br>00FEFC <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved [S]                                    |
| 00FF00 <sub>H</sub>                              | DSUCR [R/W] B,H,W<br>-----0                             |                                               | —                                      | —  | OCDU [S]                                        |
| 00FF04 <sub>H</sub><br>to<br>00FF0C <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved [S]                                    |
| 00FF10 <sub>H</sub>                              | PCSR [R/W] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |                                               |                                        |    | OCDU [S]                                        |
| 00FF14 <sub>H</sub>                              | PSSR [R/W] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |                                               |                                        |    |                                                 |
| 00FF18 <sub>H</sub><br>to<br>00FFF4 <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved [S]                                    |
| 00FFF8 <sub>H</sub>                              | EDIR1 [R] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |                                               |                                        |    | OCDU [S]                                        |
| 00FFFC <sub>H</sub>                              | EDIR0 [R] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |                                               |                                        |    |                                                 |

[S]:It is a system register. The illegal instruction exception (data access error) is generated in these registers in the user mode when reading and writing to it.

### 11.3 DC Characteristics

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)



| Parameter               | Symbol            | Pin Name                                                                                        | Conditions                              | Value                 |     |                       | Unit | Remarks            |
|-------------------------|-------------------|-------------------------------------------------------------------------------------------------|-----------------------------------------|-----------------------|-----|-----------------------|------|--------------------|
|                         |                   |                                                                                                 |                                         | Min                   | Typ | Max                   |      |                    |
| "H" level input voltage | V <sub>IH1</sub>  | P060 to P067, P070 to P077,                                                                     | CMOS input level is selected            | 0.7× V <sub>CC5</sub> | –   | V <sub>CC5</sub> +0.3 | V    |                    |
|                         | V <sub>IH2</sub>  | P080 to P087, P090 to P097,                                                                     | CMOS hysteresis input level is selected | 0.7× V <sub>CC5</sub> | –   | V <sub>CC5</sub> +0.3 | V    |                    |
|                         | V <sub>IH3</sub>  | P100 to P107, P110 to P117,                                                                     | Automotive input level is selected      | 0.8× V <sub>CC5</sub> | –   | V <sub>CC5</sub> +0.3 | V    |                    |
|                         | V <sub>IH4</sub>  | P120 to P127, P130 to P137                                                                      | TTL input level is selected             | 2.0                   | –   | V <sub>CC5</sub> +0.3 | V    |                    |
|                         | V <sub>IH5</sub>  | RSTX, NMIX, MD2                                                                                 | –                                       | 0.7× V <sub>CC5</sub> | –   | V <sub>CC5</sub> +0.3 | V    |                    |
|                         | V <sub>IH7</sub>  | MD0, MD1                                                                                        | –                                       | 0.7× V <sub>CC5</sub> | –   | V <sub>CC5</sub> +0.3 | V    |                    |
|                         | V <sub>IH8</sub>  | DEBUGIF                                                                                         | –                                       | 2.0                   | –   | V <sub>CC5</sub> +0.3 | V    |                    |
|                         | V <sub>IH10</sub> | P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P057, PA2 to PA7, | CMOS hysteresis input level is selected | 0.7× V <sub>CC3</sub> | –   | V <sub>CC3</sub> +0.3 | V    | 3.3V dedicated pin |
|                         | V <sub>IH11</sub> | PB2 to PB7, PC2 to PC7, PD2 to PD7, PE2 to PE7, PF2 to PF7, PG0 to PG7, PH3                     | TTL input level is selected             | 2.0                   | –   | V <sub>CC3</sub> +0.3 | V    |                    |
|                         | V <sub>IH12</sub> | MD3                                                                                             | –                                       | 0.8× V <sub>CC5</sub> | –   | V <sub>CC5</sub> +0.3 | V    | BGA product only   |
|                         | V <sub>IH13</sub> | TDI, TMS, TRST, TCK                                                                             | –                                       | 0.7× V <sub>CC5</sub> | –   | V <sub>CC5</sub> +0.3 | V    | BGA product only   |

#### 11.4.1.2 Reset Input

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                     | Symbol            | Pin Name | Conditions | Value                                   |     | Unit | Remarks               |
|-------------------------------|-------------------|----------|------------|-----------------------------------------|-----|------|-----------------------|
|                               |                   |          |            | Min                                     | Max |      |                       |
| Reset input time              | t <sub>RSTL</sub> | RSTX     | —          | 10                                      | —   | μs   | When normal operation |
|                               |                   |          |            | Oscillation time of oscillator* + 100μs | —   | ms   | At Stop mode          |
|                               |                   |          |            | 100μs                                   | —   | μs   | At RTC mode           |
| Width for reset input removal |                   |          |            | 1μs                                     | —   | μs   |                       |

\*:The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μs and several ms, and for an external clock, the time is 0 ms.



■ Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR: SPI=1

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                    | Symbol             | Pin Name   | Conditions                                                                                                                                     | Value                 |     | Unit |
|------------------------------|--------------------|------------|------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|-----|------|
|                              |                    |            |                                                                                                                                                | Min                   | Max |      |
| Serial clock cycle time      | t <sub>SCYC</sub>  | SCKx       | Internal shift clock mode<br>C <sub>L</sub> =50pF(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive capability is 1mA) | 4t <sub>CPP</sub>     | —   | ns   |
| SCK ↓ → SOT delay time       | t <sub>SLOVI</sub> | SCKx, SOTx |                                                                                                                                                | -30                   | +30 | ns   |
| Valid SIN → SCK ↑ setup time | t <sub>IVSHI</sub> | SCKx, SINx |                                                                                                                                                | 34                    | —   | ns   |
| SCK ↑ → Valid SIN hold time  | t <sub>SHIXI</sub> |            |                                                                                                                                                | 0                     | —   | ns   |
| SOT → SCK ↑ delay time       | t <sub>SOVHI</sub> | SCKx, SOTx |                                                                                                                                                | 2t <sub>CPP</sub> -30 | —   | ns   |
| Serial clock "H" pulse width | t <sub>SHSL</sub>  | SCKx       | External shift clock mode<br>C <sub>L</sub> =50pF(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive capability is 1mA) | t <sub>CPP</sub> +10  | —   | ns   |
| Serial clock "L" pulse width | t <sub>SLSH</sub>  |            |                                                                                                                                                | 2t <sub>CPP</sub> -10 | —   | ns   |
| SCK ↓ → SOT delay time       | t <sub>SLOVE</sub> | SCKx, SOTx |                                                                                                                                                | —                     | 33  | ns   |
| Valid SIN → SCK ↑ setup time | t <sub>IVSHE</sub> | SCKx, SINx |                                                                                                                                                | 10                    | —   | ns   |
| SCK ↑ → Valid SIN hold time  | t <sub>SHIXE</sub> |            |                                                                                                                                                | 20                    | —   | ns   |
| SCK fall time                | t <sub>F</sub>     | SCKx       |                                                                                                                                                | —                     | 5   | ns   |
| SCK rise time                | t <sub>R</sub>     | SCKx       |                                                                                                                                                | —                     | 5   | ns   |

**Notes:**


- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.
- "x" means channel number of 0, 1, 8, 9, 10, and 11 for SCKx, SINx and SOTx.

#### 11.4.1.8 NMI input timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter         | Symbol            | Pin Name | Conditions | Value             |     | Unit | Remarks |
|-------------------|-------------------|----------|------------|-------------------|-----|------|---------|
|                   |                   |          |            | Min               | Max |      |         |
| Input pulse width | t <sub>NMIL</sub> | NMIX     | —          | 4t <sub>CPP</sub> | —   | ns   |         |

##### • NMIX Input Timing



**■ AC Timing Specifications**

| Parameter                | Symbol     | min.    |
|--------------------------|------------|---------|
| Display clock cycle time | $t_{dcyc}$ | 18.5 ns |

**External Load Condition 50 pF**

| Parameter  | Symbol     | DCLKO Reference Edge   | IO Drive capability Setting |                        | Remark |
|------------|------------|------------------------|-----------------------------|------------------------|--------|
|            |            |                        | 10 mA                       | 2 mA                   |        |
| Setup time | $t_{dosu}$ | neg, pos <sup>*1</sup> | $t_{dcyc\_f}$ - 8.5ns       | $t_{dcyc\_f}$ - 10.2ns |        |
| Hold time  | $t_{dohd}$ | -                      | $t_{dcyc\_l}$ - 1.7ns       | $t_{dcyc\_l}$ - 3.3ns  | *2     |
|            |            | -                      | $t_{dcyc\_l}$ - 3.2ns       | $t_{dcyc\_l}$ - 5.1ns  | *3     |

\*1: DCLKO reference edge: This is the reference clock edge for setup time and hold time.

Pos = The external display device receives the signal at the rising edge of DCLKO.

Neg = The external display device receives the signal at the falling edge of DCLKO.

\*2: Should be applied to RGB666.

\*3: Should be applied to RGB888.

## 11.6 Flash Memory

### 11.6.1 Electrical Characteristics

| Parameter                                       | Value                                                                                   |     |      | Unit | Remarks                                                                |
|-------------------------------------------------|-----------------------------------------------------------------------------------------|-----|------|------|------------------------------------------------------------------------|
|                                                 | Min                                                                                     | Typ | Max  |      |                                                                        |
| Sector erase time                               | —                                                                                       | 200 | 800  | ms   | 8 Kbyte sector <sup>*1</sup> , excluding internal preprogramming time  |
|                                                 | —                                                                                       | 300 | 1100 | ms   | 8 Kbyte sector <sup>*1</sup> , including internal preprogramming time  |
|                                                 | —                                                                                       | 400 | 2000 | ms   | 64 Kbyte sector <sup>*1</sup> , excluding internal preprogramming time |
|                                                 | —                                                                                       | 700 | 3700 | ms   | 64 Kbyte sector <sup>*1</sup> , including internal preprogramming time |
| 8-bit writing time                              | —                                                                                       | 9   | 288  | μs   | Exclusive of overhead time at system level <sup>*1</sup>               |
| 16-bit writing time                             | —                                                                                       | 12  | 384  | μs   | Exclusive of overhead time at system level <sup>*1</sup>               |
| ECC writing time                                | —                                                                                       | 9   | 288  | μs   | Exclusive of overhead time at system level <sup>*1</sup>               |
| Erase cycle <sup>*2</sup> /<br>Data retain time | 1,000 cycles/<br>20 years,<br>10,000 cycles/<br>10 years,<br>100,000 cycles/<br>5 years | —   | —    | —    | Average T <sub>A</sub> =+85°C <sup>*3</sup>                            |

<sup>\*1</sup>: The guaranteed value for erasure up to 100,000 cycles.

<sup>\*2</sup>: Number of erase cycles for each sector.

<sup>\*3</sup>: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

### 11.6.2 Notes

While the Flash memory is written or erased, shutdown of the external power (Vcc5) is prohibited.

In the application system where Vcc5 might be shut down while writing or erasing, be sure to turn the power off by using an external voltage detection function.

To put it concretely, after the external power supply voltage falls below the detection voltage (V<sub>DL</sub><sup>\*</sup>), hold Vcc5 at 2.7V or more within the duration calculated by the following expression:

$$T_d[\mu s] + (\text{period of PCLK}[\mu s] \times 257) + 50[\mu s]$$

\*: See "AC Characteristics Low voltage detection (External low-voltage detection) "

## 12. Ordering Information

| Part Number         | Package <sup>*1</sup>                   |
|---------------------|-----------------------------------------|
| MB91F591BPMC-GSE1   | 208-pin plastic LQFP<br>(LQR208)        |
| MB91F591BSPMC-GSE1  |                                         |
| MB91F591BHPMC-GSE1  |                                         |
| MB91F591BHSPMC-GSE1 |                                         |
| MB91F592BPMC-GSE1   |                                         |
| MB91F592BSPMC-GSE1  |                                         |
| MB91F592BHPMC-GSE1  |                                         |
| MB91F592BHSPMC-GSE1 |                                         |
| MB91F594BPMC-GSE1   |                                         |
| MB91F594BSPMC-GSE1  |                                         |
| MB91F594BHPMC-GSE1  |                                         |
| MB91F594BHSPMC-GSE1 |                                         |
| MB91F59BCEQ-GSE1    | 208-pin plastic TEQFP<br>(LET208)       |
| MB91F59BCHSEQ-GSE1  |                                         |
| MB91F59ACPB-GSE1    | 320-Ball Grid Array Package<br>(BYA320) |
| MB91F59ACSPB-GSE1   |                                         |
| MB91F59ACHPB-GSE1   |                                         |
| MB91F59ACHSPB-GSE1  |                                         |
| MB91F59BCPB-GSE1    |                                         |
| MB91F59BCSPB-GSE1   |                                         |
| MB91F59BCHPB-GSE1   |                                         |
| MB91F59BCHSPB-GSE1  |                                         |

<sup>\*1</sup>: For details of the package, see "Package Dimensions".