

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	156
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	872K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f594bspmc-gsk5e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f594bspmc-gsk5e1</a>

This series is Cypress 32-bit microcontroller designed for automotive and industrial control applications. It contains the FR81S CPU that is compatible with the FR family. The FR81S has a high level performance among the Cypress FR family by enhancing CPU instruction pipeline and load store processing, and improving internal bus transfer. It is best suited for application control for automotive.

## Features

### FR81S CPU Core

- 32-bit RISC, load/store architecture, pipeline 5-stage structure
- Maximum operating frequency:
  - 128 MHz (Source oscillation = 4.0 MHz and 32 multiplied (PLL clock multiplication system))
  - It shows maximum CPU frequency of series. The specification of each part number can be referred in "Product Lineup" and "Electrical Characteristics."
- General-purpose register : 32 bits × 16 sets
- 16-bit fixed length instructions (basic instruction), 1 instruction per cycle
- Instructions appropriate to embedded applications
  - Memory-to-memory transfer instruction
  - Bit processing instruction
  - Barrel shift instruction etc.
- High-level language support instructions
  - Function entry/exit instructions
  - Register content multi-load and store instructions
- Bit search instructions
  - Logical 1 detection, 0 detection, and change-point detection
- Branch instructions with delay slot
  - Reduced overhead during branch process
- Register interlock function
  - Easy assembler writing
- The support at the built-in / instruction level of the multiplier
  - Signed 32-bit multiplication : 5 cycles
  - Signed 16-bit multiplication : 3 cycles
- Interrupt (PC/PS saving)
  - 6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- Instruction compatibility with the FR Family
- Built-in memory protection function (MPU)
  - Eight protection areas can be specified commonly for instructions and the data.
  - Control access privilege in both privilege mode and user mode.
- Built-in FPU (floating point arithmetic)
  - IEEE754 compliant
  - Floating-point register 32-bit × 16 sets

### Peripheral Functions

- Clock generation (equipped with SSCG function)
  - Main oscillation (4MHz)
  - Sub oscillation (32kHz) or none sub oscillation
  - PLL multiplication rate : 1 to 32 times
- Built-in Program flash memory capacity 2048 + 64KB (series maximum)
- Built-in Data flash memory capacity(WorkFlash) 64KB
- Built-in RAM capacity
  - Main RAM 192KB (Series maximum)
  - Sub RAM (on AHB) 64KB (Series maximum)
  - Backup RAM 8KB
- General-purpose ports (5V Pin) : 63 (dual clock products : 61)
  - Included I<sup>2</sup>C pseudo open drain support ports : 4
- General-purpose ports (3V Pin) : 93
  - Included 48 combined external bus interface (For GDC external memory I/F)
- External bus interface
  - GDC external memory for I/F use
  - 25-bit address, 16-bit data
  - Power supply voltage fixed to 3.3V
- DMA Controller
  - Up to 16 channels can be started simultaneously.
  - 2 transfer factors (Internal peripheral request and software)
- A/D converter (successive approximation type)
  - 8/10-bit resolution : 32 channels
  - Conversion time : 3μs
- External interrupt input: 16 channels
  - Level ("H" / "L"), or edge detection (rising or falling) enabled
- LIN-UART
  - 6 channels, ch.2 to ch.7
  - UART, synchronous mode, LIN-UART mode is selectable.
  - LIN protocol Revision 2.1 is supported
  - SPI (Serial Peripheral Interface) supported (synchronous mode)
  - Full-duplex double buffering system
  - LIN synch break detection (linked to the input capture)
  - Built-in dedicated baud rate generator
  - DMA transfer support

Product		MB91F592B /BS	MB91F592BH /BHS	MB91F594B /BS	MB91F594BH /BHS
Item					
CPU core		FR81S			
Technology		90nm			
Package		LQFP208			
Sub clock		Yes (Non-S series) No (S series)			
Maximum CPU operating frequency		80MHz			
Maximum GDC operating frequency		81MHz			
Built-in CR oscillator		100kHz			
System clock		On chip PLL			
Flash	Main	576KB		1088KB	
	Work	64KB			
RAM	Main	40KB		64KB	
	Backup	8KB			
VRAM		800KB			
Watchdog timer		1ch Hardware 1ch Software			
Clock supervisor		Initial value "ON"	Initial value "OFF"	Initial value "ON"	Initial value "OFF"
Low-voltage detection reset (External low-voltage detection)		Yes			
Low-voltage detection reset (Internal low-voltage detection)		Yes			
NMI function		Yes			
DMA Controller		16ch			
CAN		1ch (64msg) 2ch (32msg)			
LIN-UART		6ch			
Multi-function Serial Interface		2ch			
A/D converter (8bit/10bit)		1unit/32ch			
Reload timer(16bit)		4ch			
Base timer(16bit)		2ch			
Free-run timer(32bit)		2ch			
Input capture(32bit)		6ch			
Output compare(32bit)		4ch			
PPG timer(16bit)		24ch			
Sound generator		5ch			
Real-time clock		Yes			
External interrupt		16ch			
CR/SUB compensation function		Yes			
CRC generation		Yes			
Stepping motor control		6ch			
Stop mode (including power shut-off)		Supported			
Power supply voltage		MICOM:4.5V to 5.5V GDC:3.0V to 3.6V			
Operating temperature		-40°C to +105°C			
Allowable power [mW]		1250			
Others		Flash product			
On chip debugger		Yes			

Product		MB91F59AC /F59ACS	MB91F59ACH /F59ACHS	MB91F59BC /F59BCS	MB91F59BCH /F59BCHS
Item					
CPU core		FR81S			
Technology		90nm			
Package		BGA320/TEQFP-208* <sup>1</sup>			
Sub clock		Yes (Non-S series) No (S series)			
Maximum CPU operating frequency		128MHz			
Maximum GDC operating frequency		81MHz			
Built-in CR oscillator		100kHz			
System clock		On chip PLL			
Flash	Main	1600KB		2112KB	
	Work* <sup>2</sup>	64KB			
RAM	Main	192KB			
	Sub on AHB	64KB			
	Backup	8KB			
VRAM		1792KB			
Watchdog timer		1ch Hardware 1ch Software			
Clock supervisor		Initial value "ON"	Initial value "OFF"	Initial value "ON"	Initial value "OFF"
Low-voltage detection reset (External low-voltage detection)		Yes			
Low-voltage detection reset (Internal low-voltage detection)		Yes			
NMI function		Yes			
DMA Controller		16ch			
CAN		1ch (64msg) 2ch (32msg)			
LIN-UART		6ch			
Multi-function Serial Interface		6ch* <sup>3</sup>			
High Speed SPI (GDC)		Yes			
A/D converter (8bit/10bit)		1unit/32ch			
Up/down counter(16bit)		3ch			
Reload timer(16bit)		8ch			
Base timer(16bit)		2ch			
Free-run timer(32bit)		8ch			
Input capture(32bit)		12ch			
Output compare(32bit)		4ch			
PPG timer(16bit)		24ch			
Sound generator		5ch			
Real-time clock		Yes			
External interrupt		16ch			
CR/SUB compensation function		Yes			
CRC generation		Yes			
Stepping motor control		6ch			
Stop mode (including power shut-off)		Supported			
Power supply voltage		MICOM:4.5V to 5.5V GDC:3.0V to 3.6V			
Operating temperature		-40°C to +105°C			
Allowable power [mW]		2500			
Others		Flash product			
JTAG Boundary Scan Test		Yes (Only support BGA package products)			
On chip debugger		Yes			

Pin No.	Pin Name	Polarity	I/O Circuit Types <sup>1</sup>	Function <sup>2</sup>
121	P107	–	C	General-purpose I/O port
	SGO4_1	–		Sound generator ch.4 SGO output pin
	AN7	–		ADC Analog 7 input pin
	PPG5_1	–		PPG ch.5 output pin (1)
	TOT7_1	–		Reload timer ch.7 output pin (1) (MB91F59A/B only)
	ICU11_1	–		Input capture ch.11 input pin (1) (MB91F59A/B only)
101	P110	–	C	General-purpose I/O port
	TX1	–		CAN transmission data1 output pin
	PPG1_2	–		PPG ch.1 output pin (2)
	FRCK5	–		Free-run timer 5 clock input pin(MB91F59A/B only)
	TOT8_1	–		Reload timer ch.8 output pin (1) (MB91F59A/B only)
102	P111	–	C	General-purpose I/O port
	RX1	–		CAN reception data 1 input pin
	INT10	–		INT10 External interrupt input pin
	PPG2_2	–		PPG ch.2 output pin (2)
	FRCK6	–		Free-run timer 6 clock input pin(MB91F59A/B only)
	TOT9_1	–		Reload timer ch.9 output pin (1) (MB91F59A/B only)
158	P112	–	C	General-purpose I/O port
	TX2	–		CAN transmission data 2 output pin
	PPG3_2	–		PPG ch.3 output pin (2)
	TOT10_1	–		Reload timer ch.10 output pin (1) (MB91F59A/B only)
159	P113	–	C	General-purpose I/O port
	RX2	–		CAN reception data 2 input pin
	INT11	–		INT11 External interrupt input pin
	PPG4_2	–		PPG ch.4 output pin (2)
	TIN7	–		Reload timer ch.7 event input pin(MB91F59A/B only)
162	P114	–	C	General-purpose I/O port
	SGA2	–		Sound generator ch.2 SGA output pin
	SCK3	–		LIN-UART ch.3 clock I/O pin
	TRG3	–		PPG trigger 3 input pin (ch.12 to ch.15)
	TIN1	–		Reload timer ch.1 event input pin
	ICU5_1	–		Input capture ch.5 input pin (1)
	FRCK7	–		Free-run timer 7 clock input pin(MB91F59A/B only)
163	P115	–	C	General-purpose I/O port
	SGO2	–		Sound generator ch.2 SGO output pin
	SIN4	–		LIN-UART ch.4 serial data input pin
	TIN2	–		Reload timer ch.2 event input pin
	FRCK4	–		Free-run timer 4 clock input pin(MB91F59A/B only)
164	P116	–	C	General-purpose I/O port
	SGA3	–		Sound generator ch.3 SGA output pin
	SOT4	–		LIN-UART ch.4 serial data output pin
	TIN3	–		Reload timer ch.3 event input pin
	FRCK3	–		Free-run timer 3 clock input pin(MB91F59A/B only)
165	P117	–	C	General-purpose I/O port
	SGO3	–		Sound generator ch.3 SGO output pin
	SCK4	–		LIN-UART ch.4 clock I/O pin
	TRG4	–		PPG trigger 4 input pin (ch.16 to ch.19)
	TOT0	–		Reload timer ch.0 output pin
	FRCK2	–		Free-run timer 2 clock input pin(MB91F59A/B only)

Pin No.	Pin Name	Polarity	I/O Circuit Types <sup>1</sup>	Function <sup>2</sup>
166	P120	–	C	General-purpose I/O port
	FRCK1	–		Free-run timer 1 clock input pin
	SIN5	–		LIN-UART ch.5 serial data input pin
	INT6	–		INT6 External interrupt input pin
	TOT1	–		Reload timer ch.1 output pin
	PPG5_2	–		PPG ch.5 output pin (2)
167	P121	–	C	General-purpose I/O port
	FRCK0	–		Free-run timer 0 clock input pin
	SOT5	–		LIN-UART ch.5 serial data output pin
	INT7	–		INT7 External interrupt input pin
	TOT2	–		Reload timer ch.2 output pin
	PPG6_2	–		PPG ch.6 output pin (2)
168	P122	–	C	General-purpose I/O port
	OCU0	–		Output compare ch.0 output pin
	SCK5	–		LIN-UART ch.5 clock I/O pin
	TOT3	–		Reload timer ch.3 output pin
	PPG7_2	–		PPG ch.7 output pin (2)
108	P123	–	A	General-purpose I/O port
	OCU1	–		Output compare ch.1 output pin
	PPG8_2	–		PPG ch.8 output pin (2)
	TIN8	–		Reload timer ch.8 event input pin(MB91F59A/B only)
	SIN11	–		Multi-function serial ch.11 serial data input pin(MB91F59A/B only)
109	P124	–	A	General-purpose I/O port
	OCU2	–		Output compare ch.2 output pin
	ICU5_2	–		Input capture ch.5 input pin (2)
	PPG9_2	–		PPG ch.9 output pin (2)
	TIN9	–		Reload timer ch.9 event input pin(MB91F59A/B only)
	SOT11	–		Multi-function serial ch.11 serial data output pin(MB91F59A/B only)
110	P125	–	A	General-purpose I/O port
	OCU3	–		Output compare ch.3 output pin
	ICU0	–		Input capture ch.0 input pin
	PPG10_2	–		PPG ch.10 output pin (2)
	TIN10	–		Reload timer ch.10 event input pin(MB91F59A/B only)
	SCK11	–		Multi-function serial ch.11 clock I/O pin(MB91F59A/B only)
90	P126	–	A	General-purpose I/O port
	TRG0	–		PPG trigger 0 input pin (ch.0 to ch.3)
	SIN0	–		Multi-function serial ch.0 serial data input pin
	INT1	–		INT1 External interrupt input pin
91	P127	–	K	General-purpose I/O port
	SOT0	–		Multi-function serial ch.0 serial data output pin / I <sup>2</sup> C ch.0 serial data I/O pin
92	P130	–	K	General-purpose I/O port
	SCK0	–		Multi-function serial ch.0 clock I/O pin / I <sup>2</sup> C ch.0 clock I/O pin
	INT0	–		INT0 External interrupt input pin
	ICU1	–		Input capture ch.1 input pin
	TIOA0	–		Base timer TIOA0 output pin

BGA Pin No.	Pin Name	Polarity	I/O Circuit Types <sup>*1</sup>	Function <sup>*2</sup>
136	D0	–	O	External bus · Data bit0 I/O pin
136	P000	–	O	General-purpose I/O port (3V pin)
	SIN2_1			LIN-UART ch.2 serial data input pin (1)
	PPG0			PPG ch.0 output pin
	TIN0_2			Reload timer ch.0 event input pin (2)
137	VSYNC	–	O	Display vertical sync signal output pin (for Internal sync)/ Display vertical sync signal input pin (for External sync)
	PG5			General-purpose I/O port (3V pin)
138	BOUT7	–	O	Display digital B7 output pin
	PF7			General-purpose I/O port(3V pin)
139	BOUT5	–	O	Display digital B5 output pin
	PF5			General-purpose I/O port (3V pin)
140	BOUT3	–	O	Display digital B3 output pin
	PF3			General-purpose I/O port (3V pin)
141	GOUT6	–	O	Display digital G6 output pin
	PE6			General-purpose I/O port (3V pin)
142	GOUT3	–	O	Display digital G3 output pin
	PE3			General-purpose I/O port (3V pin)
143	ROUT6	–	O	Display digital R6 output pin
	PD6			General-purpose I/O port (3V pin)
144	ROUT3	–	O	Display digital R3 output pin
	PD3			General-purpose I/O port (3V pin)
145	VSS	–	–	GND pin
146	DCKIN	–	O	Display reference clock input pin (for External sync)
	CMDTRG			GDC command trigger input pin
	PG0			General-purpose I/O port (3V pin)
147	CSOUT	–	O	Display composite sync signal output pin, Graphics / Video switch (for External sync) output pin
	PG3			General-purpose I/O port (3V pin)
148	HSIN	P	O	Capture horizontal sync signal input pin
	PG2	–		General-purpose I/O port (3V pin)
149	BIN7	–	O	Capture B7 input pin (RGB mode)
	PC7			General-purpose I/O port (3V pin)
150	BIN4	–	O	Capture B4 input pin (RGB mode)
	PC4			General-purpose I/O port (3V pin)
151	GIN7	–	O	Capture G7 input pin (RGB mode)
	PB7			General-purpose I/O port (3V pin)
152	GIN4	–	O	Capture G4 input pin (RGB mode)
	PB4			General-purpose I/O port (3V pin)
153	RIN7	–	O	Capture R7 input pin (RGB mode)
	VIN5			Capture VIN5 input pin (656 mode)
	PA7			General-purpose I/O port (3V pin)
154	RIN4	–	O	Capture R4 input pin (RGB mode)
	VIN2			Capture VIN2 input pin (656 mode)
	PA4			General-purpose I/O port (3V pin)
155	FRCK0	–	C	Free-run timer 0 clock input pin
	P121			General-purpose I/O port
	INT7			INT7 External interrupt input pin

#### ■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).  
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 5.3 Precautions for Use Environment


Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity  
Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity  
When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil  
Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation  
Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame  
**CAUTION:** Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



**■ Memory map**


## 9. I/O Map

The following I/O map shows the relationship between memory space and registers for peripheral resources.

### ■ Legend of I/O Map

Read/Write attribute (R: Read W: Write)

Address	Address Offset Value/ Register Name				Block
	+0	+1	+2	+3	
000090 <sub>H</sub>	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W]B,H,W 00000000 00000000		Base timer 1
000094 <sub>H</sub>	-	BT1STC[R/W] B 00000000	-	-	
000098 <sub>H</sub>	BT1PCSR/BT1PRL[R /W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF[R/W] H 00000000 00000000		
00009C <sub>H</sub>	BTSEL[R/W] B ---000 0	-	BTSSSR[W] B,H -----11		
0000A0 <sub>H</sub>	ADERH [R/W]B, H, W 00000000 00000000		ADERL [R/W]B, H, W 00000000 00000000		A/D converter
0000A4 <sub>H</sub>	ADCS1 [R/W] B, H,W 00000000	ADCS0 [R/W] B, H,W 00000000	ADCR1 [R] B, H,W -----XX	ADCR0 [R] B, H,W XXXXX XXX	
0000A8 <sub>H</sub>	ADCT1 [R/W] B, H,W 00010000	ADCT0 [R/W] B, H,W 00101100	ADSCH [R/W] B, H,W ---00000	ADECH [R/W] B, H,W ---00000	

Data access attribute  
 B: Byte  
 H: Half-word  
 W: Word  
 (Note) The access by the data access attribute not described is disabled.

Initial register value after reset

The initial register value after reset indicates as follows:

- "1": Initial value "1"
- "0": Initial value "0"
- "X": Initial value undefined
- "-": Reserved bit/Undefined bit
- "\*": Initial value "0" or "1" according to the setting

Note: The access by the data access attribute not described is disabled.

Address	Address Offset Value / Register Name				Block
	+0	+1	+2	+3	
000E00 <sub>H</sub>	DDR00[R/W] B,H,W 00000000	DDR01[R/W] B,H,W 00000000	DDR02[R/W] B,H,W 00000000	DDR03[R/W] B,H,W 00000000	Data direction register
000E04 <sub>H</sub>	DDR04[R/W] B,H,W 00000000	DDR05[R/W] B,H,W 00000000	DDR06[R/W] B,H,W 00000000	DDR07[R/W] B,H,W 00000000	
000E08 <sub>H</sub>	DDR08[R/W] B,H,W 00000000	DDR09[R/W] B,H,W 00000000	DDR10[R/W] B,H,W 00000000	DDR11[R/W] B,H,W 00000000	
000E0C <sub>H</sub>	DDR12[R/W] B,H,W 00000000	DDR13[R/W] B,H,W 00-000000	—	—	
000E10 <sub>H</sub>	DDRA[R/W] B,H,W 000000--	DDRB[R/W] B,H,W 000000--	DDRC[R/W] B,H,W 000000--	DDRD[R/W] B,H,W 000000--	
000E14 <sub>H</sub>	DDRE[R/W] B,H,W 000000--	DDRF[R/W] B,H,W 000000--	DDRG[R/W] B,H,W 00000000	DDRH[R/W] B,H,W ----0---	
000E18 <sub>H</sub> to 000E1C <sub>H</sub>	—	—	—	—	Reserved
000E20 <sub>H</sub>	PFR00[R/W] B,H,W 00000000	PFR01[R/W] B,H,W 00000000	PFR02[R/W] B,H,W 00000000	PFR03[R/W] B,H,W 00000000	Port function register
000E24 <sub>H</sub>	PFR04[R/W] B,H,W 00000000	PFR05[R/W] B,H,W -0000000	PFR06[R/W] B,H,W 00000000	PFR07[R/W] B,H,W 00000000	
000E28 <sub>H</sub>	PFR08[R/W] B,H,W 00000000	PFR09[R/W] B,H,W 0-000000	PFR10[R/W] B,H,W 00000000	PFR11[R/W] B,H,W 00000000	
000E2C <sub>H</sub>	PFR12[R/W] B,H,W 0-000000	PFR13[R/W] B,H,W ---00000	—	—	
000E30 <sub>H</sub>	PFRA[R/W] B,H,W -----	PFRB[R/W] B,H,W -----	PFRC[R/W] B,H,W -----	PFRD[R/W] B,H,W 000000--	
000E34 <sub>H</sub>	PFRE[R/W] B,H,W 000000--	PFRF[R/W] B,H,W 000000--	PFRG[R/W] B,H,W 00000---	PFRH[R/W] B,H,W -----	
000E38 <sub>H</sub> to 000E3C <sub>H</sub>	—	—	—	—	Reserved

Address	Address Offset Value / Register Name				Block
	+0	+1	+2	+3	
002500 <sub>H</sub>	SEEARH[R] B,H,W --000000 00000000		DEEARH[R] B,H,W --000000 00000000		AHB RAM ECC control register MB91F59A/B only
002504 <sub>H</sub>	EECSRH[R/W] B,H,W ----0000	—	EFEARH[R/W]B,H,W --000000 00000000		
002508 <sub>H</sub>	—	EFECRH[R/W]B,H,W -----0 00000000 00000000			
00250C <sub>H</sub> to 002FFC <sub>H</sub>	—	—	—	—	Reserved
003000 <sub>H</sub>	SEEARA[R] B,H,W -----000 00000000		DEEARA[R] B,H,W -----000 00000000		Backup RAM ECC control register
003004 <sub>H</sub>	EECSRA [R/W] B,H,W ----0000	—	EFEARA[R/W] B,H,W -----000 00000000		
003008 <sub>H</sub>	—	EFECRA[R/W] B,H,W -----0 00000000 00000000			
00300C <sub>H</sub> to 003FFC <sub>H</sub>	—	—	—	—	Reserved
004000 <sub>H</sub> to 005FFC <sub>H</sub>	Backup RAM				Backup RAM area
006000 <sub>H</sub> to 00EFFC <sub>H</sub>	—	—	—	—	Reserved
00F000 <sub>H</sub> to 00FEFC <sub>H</sub>	—	—	—	—	Reserved [S]
00FF00 <sub>H</sub>	DSUCR [R/W] B,H,W -----0		—	—	OCDU [S]
00FF04 <sub>H</sub> to 00FF0C <sub>H</sub>	—	—	—	—	Reserved [S]
00FF10 <sub>H</sub>	PCSR [R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FF14 <sub>H</sub>	PSSR [R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00FF18 <sub>H</sub> to 00FFF4 <sub>H</sub>	—	—	—	—	Reserved [S]
00FFF8 <sub>H</sub>	EDIR1 [R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FFFC <sub>H</sub>	EDIR0 [R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

[S]:It is a system register. The illegal instruction exception (data access error) is generated in these registers in the user mode when reading and writing to it.

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1,*2</sup>	V <sub>CC5</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	
	V <sub>CC3</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +4.0	V	V <sub>CC3</sub> ≤ V <sub>CC5</sub>
	DV <sub>CC</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	DV <sub>CC</sub> ≤ V <sub>CC5</sub>
Analog power supply voltage <sup>*1,*2</sup>	AV <sub>CC5</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AVRH5 ≤ AV <sub>CC5</sub> ≤ V <sub>CC5</sub>
	AV <sub>CC3</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +4.0	V	AVR3 ≤ AV <sub>CC3</sub> ≤ V <sub>CC3</sub>
Analog reference voltage <sup>*1</sup>	AVRH5	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AVRH5 ≤ AV <sub>CC5</sub>
	AVR3	V <sub>SS</sub> -0.3	V <sub>SS</sub> +4.0	V	AVR3 ≤ AV <sub>CC3</sub>
Input voltage <sup>*1</sup>	V <sub>I1</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	5V pins other than SMC multiplied pins
	V <sub>I2</sub>	V <sub>SS</sub> -0.3	V <sub>CC3</sub> +0.3	V	3.3V dedicated pin
	V <sub>I3</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	SMC shared pin
Analog pin input voltage <sup>*1</sup>	V <sub>IA5</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	
	V <sub>IA3</sub>	V <sub>SS</sub> -0.3	V <sub>CC3</sub> +0.3	V	
Output voltage <sup>*1</sup>	V <sub>O1</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	5V pins other than SMC multiplied pins
	V <sub>O2</sub>	V <sub>SS</sub> -0.3	V <sub>CC3</sub> +0.3	V	3.3V dedicated pin
	V <sub>O3</sub>	V <sub>SS</sub> -0.3	V <sub>CC5</sub> +0.3	V	SMC shared pin
Maximum clamp current	I <sub>CLAMP</sub>	-4	4	mA	*9
Total maximum clamp current	Σ I <sub>CLAMP</sub>	—	20	mA	*9
"L" level maximum output current <sup>*3</sup>	I <sub>OL1</sub>	—	7	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OL2</sub>	—	40	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OL3</sub>	—	30	mA	When setting to 20mA <sup>*8</sup>
"L" level average output current <sup>*4</sup>	I <sub>OLAV1</sub>	—	2	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OLAV2</sub>	—	30	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OLAV3</sub>	—	20	mA	When setting to 20mA <sup>*8</sup>
"L" level total output current <sup>*5</sup>	ΣI <sub>OL1</sub>	—	50	mA	*6
	ΣI <sub>OL2</sub>	—	250	mA	*7
	ΣI <sub>OL3</sub>	—	50	mA	*8
"H" level maximum output current <sup>*3</sup>	I <sub>OH1</sub>	—	-7	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OH2</sub>	—	-40	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OH3</sub>	—	-30	mA	When setting to 20mA <sup>*8</sup>
"H" level average output current <sup>*4</sup>	I <sub>OHAV1</sub>	—	-2	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OHAV2</sub>	—	-30	mA	When setting to 30mA <sup>*7</sup>
	I <sub>OHAV3</sub>	—	-20	mA	When setting to 20mA <sup>*8</sup>
"H" level total output current <sup>*5</sup>	ΣI <sub>OH1</sub>	—	-50	mA	*6
	ΣI <sub>OH2</sub>	—	-250	mA	*7
	ΣI <sub>OH3</sub>	—	-50	mA	*8
Power consumption	P <sub>D</sub>	—	1250	mW	LQFP product
		—	2500	mW	BGA product TEQFP product HQFP product
Operating temperature	T <sub>A</sub>	-40	+105	°C	*10
Storage temperature	T <sub>stg</sub>	-55	+150	°C	

<sup>\*1</sup>: These parameters are based on the condition that V<sub>SS</sub>=AV<sub>SS</sub>=DV<sub>SS</sub>=0.0V



<sup>\*2</sup>: Caution must be taken that AV<sub>CC5</sub> and DV<sub>CC</sub> do not exceed V<sub>CC5</sub>. Similarly, AV<sub>CC3</sub> must not exceed V<sub>CC3</sub>.

<sup>\*3</sup>: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

<sup>\*4</sup>: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.

<sup>\*5</sup>: The total output current is defined as the maximum current value flowing through all of corresponding pins.

<sup>\*6</sup>: Outputs other than P60-P87 and 3V pin.

**• Internal Shift Clock Mode**

**• External Shift Clock Mode**


**\*: Changes when Writing to TDR Register**

## I<sup>2</sup>C Timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin Name	Conditions	Standard Mode		High-Speed Mode		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f <sub>SCL</sub>	SCK0, SCK1		0	100	0	400	kHz	
Repeat "start" condition hold time SDA ↓ → SCL ↓	t <sub>HDDSTA</sub>	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)		4.0	—	0.6	—	μs	
Period of "L" for SCL clock	t <sub>LOW</sub>	SCK0, SCK1, (SCL)		4.7	—	1.3	—	μs	
Period of "H" for SCL clock	t <sub>HIGH</sub>	SCK0, SCK1, (SCL)		4.0	—	0.6	—	μs	
Repeat "start" condition setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>	SCK0, SCK1, (SCL)		4.7	—	0.6	—	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)	C <sub>L</sub> =50pF (When drive capability is 2mA or more.) C <sub>L</sub> =20pF (When drive capability is 1mA) R = (V <sub>P</sub> /I <sub>OL</sub> ) * <sup>1</sup>	0	3.45* <sup>2</sup>	0	0.9	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)		250* <sup>3</sup>	—	100	—	ns	
"Stop" condition setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)		4.0	—	0.6	—	μs	
Bus-free time between "stop" condition and "start" condition	t <sub>BUF</sub>	—		4.7	—	1.3	—	μs	
Noise filter	t <sub>SP</sub>	—	—	2t <sub>CPP</sub> * <sup>4</sup>	—	2t <sub>CPP</sub> * <sup>4</sup>	—	ns	

\*<sup>1</sup>: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.

V<sub>P</sub> shows that the power-supply voltage of the pull-up resistor and I<sub>OL</sub> shows the V<sub>OL</sub> guarantee current.

\*<sup>2</sup>: The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*<sup>3</sup>: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".

\*<sup>4</sup>: t<sub>CPP</sub> is the peripheral clock cycle time. Adjust the peripheral clock frequency to 8MHz or more when use I<sup>2</sup>C.

#### 11.4.1.10 Low voltage detection (Internal low-voltage detection)

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V <sub>RDP5</sub>	VCC	—	—	—	1.3	V	
Detection voltage	V <sub>RDL</sub>		*	0.8	0.9	1.0	V	When power-supply voltage falls
Hysteresis width	V <sub>RHYS</sub>		—	—	—	50	mV	When power-supply voltage rises
Low voltage detection time	T <sub>d</sub>	—	—	—	—	30	μs	

\*: If the fluctuation of the power supply is faster than the low voltage detection time(T<sub>d</sub>), there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.



### 11.4.1.13 GDC display signal

#### Clock

AC timing of video interface clock signal

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin Name	Value		Unit	Remarks
			Min	Max		
DCLKI frequency	Fdclki0	DCLKI	–	54	MHz	
DCLKI "H"width	Thdclki0		18	–	ns	
DCLKI "L"width	Tldclki0		18	–	ns	
DCLK frequency	Tldclk0	DCLK (internal)	–	54	MHz	*1
DCKO frequency	Fdclko0	DCKO	–	54	MHz	*2

\*1: The internal display clock of PLL synchronous mode is generated with internal PLL of display clock prescaler.

\*2: DCLKI or PLL internal display clock is output.


Apply only DCLKI synchronous mode. (reference clock= DCLKI)

- AC timing of video interface input signal

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
HSYNC input setup time	Tshsync0	HSYNC(i)	4	–	–	ns	
HSYNC input hold time	Thhsync0		1	–	–	ns	
VSYSN input pulse width	Twvsync0	VSYSN(i)	1	–	–	HSYNC	


#### ■ Display input signal timing



Built-in PLL reverse edge and delay mode (DCM3.DCKinv=1)

Figure 6 shows the setup/hold definition when the external display device receives the signal at the falling edge of DCLKO.  
 (Example: When frequency division ratio = 4)


**Figure 6. Built-in PLL Reverse Edge and Delay Mode Setup/Hold Definition**



Built-in PLL both edge and delay mode (DCM3.DCKinv=0)

Figure 7 shows the setup/hold definition when the external display device (TFT) receives the signal both at the rising edge and the falling edge of DCLKO. (Example: When frequency division ratio = 4) Although there are two sampling locations in both edge mode; one at the rising edge and the other at the falling edge, the values of setup/hold definition are same.

**Figure 7. Built-in PLL Both Edge and Delay Mode Setup/Hold Definition**



## 11.5 A/D Converter

### 11.5.1 Electrical Characteristics

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=AV<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	±3	LSB	
Non linearity error	—	—	—	—	±2.5	LSB	
Differential linearity error	—	—	—	—	±1.9	LSB	
Zero transition voltage	V <sub>OT</sub>	AN0 to AN31	AV <sub>SS</sub> - 1.5LSB	—	AV <sub>SS</sub> + 2.5LSB	V	1LSB = (AV <sub>CC</sub> - AV <sub>SS</sub> ) / 1024
Full-scale transition voltage	V <sub>FST</sub>	AN0 to AN31	AVRH5 - 3.5LSB	—	AVRH5 + 0.5LSB	V	
Sampling time	t <sub>SMP</sub>	—	1.2	—	—	μs	*1
Compare time	t <sub>CMP</sub>	—	1.8	—	—	μs	*1
A/D conversion time	t <sub>CNV</sub>	—	3.0	—	—	μs	*1
Analog port input current	I <sub>AIN</sub>	AN0 to AN31	-5	—	+5	μA	V <sub>AVSS</sub> ≤ V <sub>AIN</sub> ≤ V <sub>AVCC</sub>
Analog input voltage	V <sub>AIN</sub>	AN0 to AN31	AV <sub>SS</sub>	—	AVRH5	V	
	—	—	—	—	—	—	
Reference voltage	A <sub>VRH</sub>	AVRH5	4.5	—	5.5	V	AVRH5 ≤ AV <sub>CC5</sub>
	A <sub>VRL</sub>	AVSS	—	0.0	—	V	
Power supply current	I <sub>A</sub>	AVCC	—	—	4.0	mA	
	I <sub>AH</sub>	—	—	—	6.0	μA	*2
	I <sub>R</sub>	—	—	600	900	μA	
	I <sub>RH</sub>	AVRH5	—	—	5	μA	*2
Variation between channels	—	AN0 to AN31	—	—	4	LSB	

\*1: Time for each channel.

\*2: Power supply current (V<sub>CC</sub> = AV<sub>CC</sub> = 5.0 V) is specified if A/D converter is not operating and CPU is stopped.

**Note:**

Be sure to use the clock with a frequency between 8MHz and 17MHz for the ADC compare clock in order to ensure its accuracy.

## 12. Ordering Information

Part Number	Package <sup>1</sup>
MB91F591BPMC-GSE1	208-pin plastic LQFP (LQR208)
MB91F591BSPMC-GSE1	
MB91F591BHPMC-GSE1	
MB91F591BHSPMC-GSE1	
MB91F592BPMC-GSE1	
MB91F592BSPMC-GSE1	
MB91F592BHPMC-GSE1	
MB91F592BHSPMC-GSE1	
MB91F594BPMC-GSE1	
MB91F594BSPMC-GSE1	
MB91F594BHPMC-GSE1	
MB91F594BHSPMC-GSE1	
MB91F59BCEQ-GSE1	208-pin plastic TEQFP (LET208)
MB91F59BCHSEQ-GSE1	
MB91F59ACPB-GSE1	320-Ball Grid Array Package (BYA320)
MB91F59ACSPB-GSE1	
MB91F59ACHPB-GSE1	
MB91F59ACHSPB-GSE1	
MB91F59BCPB-GSE1	
MB91F59BCSPB-GSE1	
MB91F59BCHPB-GSE1	
MB91F59BCHSPB-GSE1	

<sup>\*1</sup>: For details of the package, see "Package Dimensions ".

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

## Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

## PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

## Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

## Technical Support

[cypress.com/support](http://cypress.com/support)

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.