




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPS
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I ² S, POR, PWM, WDT
Number of I/O	20
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UQFN Exposed Pad
Supplier Device Package	28-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gs702-e-2n

dsPIC33EPXXXGS70X/80X FAMILY

FIGURE 4-3: PROGRAM MEMORY MAP FOR dsPIC33EP64GS70X/80X DEVICES (DUAL PARTITION)



dsPIC33EPXXXGS70X/80X FAMILY

TABLE 4-12: SFR BLOCK A00h

Register	Address	All Resets	Register	Address	All Resets	Register	Address	All Resets
PTG			PTGADJ	AD2	0000000000000000	PTGQUE7	AE6	xxxxxxxxxxxxxxxx
PTGCST	AC0	0000000000000000	PTGL0	AD4	0000000000000000	PTGQUE8	AE8	xxxxxxxxxxxxxxxx
PTGCON	AC2	0000000000000000	PTGQPTR	AD6	0000000000000000	PTGQUE9	AEA	xxxxxxxxxxxxxxxx
PTGBTE	AC4	0000000000000000	PTGQUE0	AD8	xxxxxxxxxxxxxxxx	PTGQUE10	AEC	xxxxxxxxxxxxxxxx
PTGHOLD	AC6	0000000000000000	PTGQUE1	ADA	xxxxxxxxxxxxxxxx	PTGQUE11	AEE	xxxxxxxxxxxxxxxx
PTGTOLIM	AC8	0000000000000000	PTGQUE2	ADC	xxxxxxxxxxxxxxxx	PTGQUE12	AF0	xxxxxxxxxxxxxxxx
PTGT1LIM	ACA	0000000000000000	PTGQUE3	ADE	xxxxxxxxxxxxxxxx	PTGQUE13	AF2	xxxxxxxxxxxxxxxx
PTGSDLIM	ACC	0000000000000000	PTGQUE4	AE0	xxxxxxxxxxxxxxxx	PTGQUE14	AF4	xxxxxxxxxxxxxxxx
PTGC0LIM	ACE	0000000000000000	PTGQUE5	AE2	xxxxxxxxxxxxxxxx	PTGQUE15	AF6	xxxxxxxxxxxxxxxx
PTGC1LIM	AD0	0000000000000000	PTGQUE6	AE4	xxxxxxxxxxxxxxxx			

Legend: x = unknown or indeterminate value. Address values are in hexadecimal. Reset values are in binary.

TABLE 4-13: SFR BLOCK B00h

Register	Address	All Resets	Register	Address	All Resets	Register	Address	All Resets
DMA			DMA1STBL	B18	0000000000000000	DMA3REQ	B32	0000000000000000
DMA0CON	B00	0000000000000000	DMA1STBH	B1A	0000000000000000	DMA3STAL	B34	0000000000000000
DMA0REQ	B02	0000000000000000	DMA1PAD	B1C	0000000000000000	DMA3STAH	B36	0000000000000000
DMA0STAL	B04	0000000000000000	DMA1CNT	B1E	0000000000000000	DMA3STBL	B38	0000000000000000
DMA0STAH	B06	0000000000000000	DMA2CON	B20	0000000000000000	DMA3STBH	B3A	0000000000000000
DMA0STBL	B08	0000000000000000	DMA2REQ	B22	0000000000000000	DMA3PAD	B3C	0000000000000000
DMA0STBH	B0A	0000000000000000	DMA2STAL	B24	0000000000000000	DMA3CNT	B3E	0000000000000000
DMA0PAD	B0C	0000000000000000	DMA2STAH	B26	0000000000000000	DMA3PWC	BF0	0000000000000000
DMA0CNT	B0E	0000000000000000	DMA2STBL	B28	0000000000000000	DMA3RQC	BF2	0000000000000000
DMA1CON	B10	0000000000000000	DMA2STBH	B2A	0000000000000000	DMA3PPS	BF4	0000000000000000
DMA1REQ	B12	0000000000000000	DMA2PAD	B2C	0000000000000000	DMA3LCA	BF6	0000000000001111
DMA1STAL	B14	0000000000000000	DMA2CNT	B2E	0000000000000000	DSADRL	BF8	0000000000000000
DMA1STAH	B16	0000000000000000	DMA3CON	B30	0000000000000000	DSADRH	BFA	0000000000000000

Legend: x = unknown or indeterminate value. Address values are in hexadecimal. Reset values are in binary.

dsPIC33EPXXXGS70X/80X FAMILY

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
GIE	DISI	SWTRAP	—	—	—	—	AIVTEN
bit 15							bit 8

U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	INT4EP	—	INT2EP	INT1EP	INT0EP
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **GIE:** Global Interrupt Enable bit
1 = Interrupts and associated IE bits are enabled
0 = Interrupts are disabled, but traps are still enabled
- bit 14 **DISI:** DISI Instruction Status bit
1 = DISI instruction is active
0 = DISI instruction is not active
- bit 13 **SWTRAP:** Software Trap Status bit
1 = Software trap is enabled
0 = Software trap is disabled
- bit 12-9 **Unimplemented:** Read as '0'
- bit 8 **AIVTEN:** Alternate Interrupt Vector Table Enable
1 = Uses Alternate Interrupt Vector Table
0 = Uses standard Interrupt Vector Table
- bit 7-5 **Unimplemented:** Read as '0'
- bit 4 **INT4EP:** External Interrupt 4 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
0 = Interrupt on positive edge
- bit 3 **Unimplemented:** Read as '0'
- bit 2 **INT2EP:** External Interrupt 2 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
0 = Interrupt on positive edge
- bit 1 **INT1EP:** External Interrupt 1 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
0 = Interrupt on positive edge
- bit 0 **INT0EP:** External Interrupt 0 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
0 = Interrupt on positive edge

dsPIC33EPXXXGS70X/80X FAMILY

REGISTER 8-12: DMARQC: DMA REQUEST COLLISION STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—	RQCOL3	RQCOL2	RQCOL1	RQCOL0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-4 **Unimplemented:** Read as '0'

bit 3 **RQCOL3:** Channel 3 Transfer Request Collision Flag bit

1 = User FORCE and interrupt-based request collision are detected

0 = No request collision is detected

bit 2 **RQCOL2:** Channel 2 Transfer Request Collision Flag bit

1 = User FORCE and interrupt-based request collision are detected

0 = No request collision is detected

bit 1 **RQCOL1:** Channel 1 Transfer Request Collision Flag bit

1 = User FORCE and interrupt-based request collision are detected

0 = No request collision is detected

bit 0 **RQCOL0:** Channel 0 Transfer Request Collision Flag bit

1 = User FORCE and interrupt-based request collision are detected

0 = No request collision is detected

11.2 I/O Port Control Register Maps

TABLE 11-6: PORTA REGISTER MAP⁽¹⁾

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TRISA	—	—	—	—	—	—	—	—	—	—	—	TRISA<4:0>				
PORTA	—	—	—	—	—	—	—	—	—	—	—	RA<4:0>				
LATA	—	—	—	—	—	—	—	—	—	—	—	LATA<4:0>				
ODCA	—	—	—	—	—	—	—	—	—	—	—	ODCA<4:0>				
CNENA	—	—	—	—	—	—	—	—	—	—	—	CNIEA<4:0>				
CNPUA	—	—	—	—	—	—	—	—	—	—	—	CNPUA<4:0>				
CNPDA	—	—	—	—	—	—	—	—	—	—	—	CNPDA<4:0>				
ANSELA	—	—	—	—	—	—	—	—	—	—	—	—	—	ANSA<2:0>		

Legend: — = unimplemented, read as '0'.

Note 1: Refer to Table 11-1 for bit availability on each pin count variant.

TABLE 11-7: PORTB REGISTER MAP⁽¹⁾

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TRISB	TRISB<15:11>					—	TRISB<9:0>									
PORTB	RB<15:11>					—	RB<9:0>									
LATB	LATB<15:11>					—	LATB<9:0>									
ODCB	ODCB<15:11>					—	ODCB<9:0>									
CNENB	CNIEB<15:11>					—	CNIEB<9:0>									
CNPUB	CNPUB<15:11>					—	CNPUB<9:0>									
CNPDB	CNPDB<15:11>					—	CNPDB<9:0>									
ANSELB	—	—	—	—	—	—	ANSB9	—	ANSB<7:5>			—	ANSB<3:0>			

Legend: — = unimplemented, read as '0'.

Note 1: Refer to Table 11-2 for bit availability on each pin count variant.

dsPIC33EPXXXGS70X/80X FAMILY

REGISTER 11-49: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	RP62R6	RP62R5	RP62R4	RP62R3	RP62R2	RP62R1	RP62R0
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	RP61R6	RP61R5	RP61R4	RP61R3	RP61R2	RP61R1	RP61R0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-8 **RP62R<6:0>:** Peripheral Output Function is Assigned to RP62 Output Pin bits
(see Table 11-13 for peripheral function numbers)

bit 7 **Unimplemented:** Read as '0'

bit 6-0 **RP61R<6:0>:** Peripheral Output Function is Assigned to RP61 Output Pin bits
(see Table 11-13 for peripheral function numbers)

REGISTER 11-50: RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	RP64R6	RP64R5	RP64R4	RP64R3	RP64R2	RP64R1	RP64R0
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	RP63R6	RP63R5	RP63R4	RP63R3	RP63R2	RP63R1	RP63R0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-8 **RP64R<6:0>:** Peripheral Output Function is Assigned to RP64 Output Pin bits
(see Table 11-13 for peripheral function numbers)

bit 7 **Unimplemented:** Read as '0'

bit 6-0 **RP63R<6:0>:** Peripheral Output Function is Assigned to RP63 Output Pin bits
(see Table 11-13 for peripheral function numbers)

dsPIC33EPXXXGS70X/80X FAMILY

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	IC32
bit 15							bit 8

R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽²⁾	TRIGSTAT ⁽³⁾	—	SYNCSEL4 ⁽⁴⁾	SYNCSEL3 ⁽⁴⁾	SYNCSEL2 ⁽⁴⁾	SYNCSEL1 ⁽⁴⁾	SYNCSEL0 ⁽⁴⁾
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 **Unimplemented:** Read as '0'

bit 8 **IC32:** Input Capture x 32-Bit Timer Mode Select bit (Cascade mode)

1 = Odd ICx and even ICx form a single 32-bit input capture module⁽¹⁾

0 = Cascade module operation is disabled

bit 7 **ICTRIG:** Input Capture x Trigger Operation Select bit⁽²⁾

1 = Input source is used to trigger the input capture timer (Trigger mode)

0 = Input source is used to synchronize the input capture timer to a timer of another module (Synchronization mode)

bit 6 **TRIGSTAT:** Timer Trigger Status bit⁽³⁾

1 = ICxTMR has been triggered and is running

0 = ICxTMR has not been triggered and is being held clear

bit 5 **Unimplemented:** Read as '0'

Note 1: The IC32 bit in both the odd and even ICx must be set to enable Cascade mode.

2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.

3: This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.

4: Do not use the ICx module as its own sync or trigger source.

5: This option should only be selected as a trigger source and not as a synchronization source.

dsPIC33EPXXXGS70X/80X FAMILY

16.2.1 WRITE-PROTECTED REGISTERS

On dsPIC33EPXXXGS70X/80X family devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FDEVOP<0>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring PWMLOCK = 0.

To gain write access to these locked registers, the user application must write two consecutive values (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 16-1.

EXAMPLE 16-1: PWM WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

```
; Writing to FCLCON1 register requires unlock sequence

mov #0xabcd, w10      ; Load first unlock key to w10 register
mov #0x4321, w11      ; Load second unlock key to w11 register
mov #0x0000, w0       ; Load desired value of FCLCON1 register in w0
mov w10, PWMKEY       ; Write first unlock key to PWMKEY register
mov w11, PWMKEY       ; Write second unlock key to PWMKEY register
mov w0, FCLCON1       ; Write desired value to FCLCON1 register

; Set PWM ownership and polarity using the IOCON1 register
; Writing to IOCON1 register requires unlock sequence

mov #0xabcd, w10      ; Load first unlock key to w10 register
mov #0x4321, w11      ; Load second unlock key to w11 register
mov #0xF000, w0       ; Load desired value of IOCON1 register in w0
mov w10, PWMKEY       ; Write first unlock key to PWMKEY register
mov w11, PWMKEY       ; Write second unlock key to PWMKEY register
mov w0, IOCON1       ; Write desired value to IOCON1 register
```

16.3 PWM Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

16.3.1 KEY RESOURCES

- **“High-Speed PWM Module”** (DS70000323) in the *“dsPIC33/PIC24 Family Reference Manual”*
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *“dsPIC33/PIC24 Family Reference Manual”* Sections
- Development Tools

dsPIC33EPXXXGS70X/80X FAMILY

REGISTER 17-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2) (CONTINUED)


bit 4	OC1CS: Clock Source for OC1 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed
bit 3	OC4TSS: Trigger/Synchronization Source for OC4 bit 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed
bit 2	OC3TSS: Trigger/Synchronization Source for OC3 bit 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed
bit 1	OC2TSS: Trigger/Synchronization Source for OC2 bit 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed
bit 0	OC1TSS: Trigger/Synchronization Source for OC1 bit 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

dsPIC33EPXXXGS70X/80X FAMILY

FIGURE 21-3: CLCx INPUT SOURCE SELECTION DIAGRAM



dsPIC33EPXXXGS70X/80X FAMILY

REGISTER 22-7: ADCON4L: ADC CONTROL REGISTER 4 LOW

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15						bit 8	

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	SAMC3EN	SAMC2EN	SAMC1EN	SAMC0EN
bit 7						bit 0	

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-4 **Unimplemented:** Read as '0'

bit 3 **SAMC3EN:** Dedicated ADC Core 3 Conversion Delay Enable bit

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCORE3L register

0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle

bit 2 **SAMC2EN:** Dedicated ADC Core 2 Conversion Delay Enable bit

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCORE2L register

0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle

bit 1 **SAMC1EN:** Dedicated ADC Core 1 Conversion Delay Enable bit

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCORE1L register

0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle

bit 0 **SAMC0EN:** Dedicated ADC Core 0 Conversion Delay Enable bit

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCORE0L register

0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle

dsPIC33EPXXXGS70X/80X FAMILY

REGISTER 22-27: ADTRIGxH: ADC CHANNEL TRIGGER x SELECTION REGISTER HIGH (x = 0 to 5) (CONTINUED)

bit 4-0 **TRGSRC(4x+2)<4:0>**: Trigger Source Selection for Corresponding Analog Inputs bits

11111 = ADTRG31
11110 = PTG Trigger Output 30
11101 = PWM Generator 6 current-limit trigger
11100 = PWM Generator 5 current-limit trigger
11011 = PWM Generator 4 current-limit trigger
11010 = PWM Generator 3 current-limit trigger
11001 = PWM Generator 2 current-limit trigger
11000 = PWM Generator 1 current-limit trigger
10111 = Output Compare 2 trigger
10110 = Output Compare 1 trigger
10101 = CLC2 output
10100 = PWM Generator 6 secondary trigger
10011 = PWM Generator 5 secondary trigger
10010 = PWM Generator 4 secondary trigger
10001 = PWM Generator 3 secondary trigger
10000 = PWM Generator 2 secondary trigger
01111 = PWM Generator 1 secondary trigger
01110 = PWM secondary Special Event Trigger
01101 = Timer2 period match
01100 = Timer1 period match
01011 = CLC1 output
01010 = PWM Generator 6 primary trigger
01001 = PWM Generator 5 primary trigger
01000 = PWM Generator 4 primary trigger
00111 = PWM Generator 3 primary trigger
00110 = PWM Generator 2 primary trigger
00101 = PWM Generator 1 primary trigger
00100 = PWM Special Event Trigger
00011 = Reserved
00010 = Level software trigger
00001 = Common software trigger
00000 = No trigger is enabled

dsPIC33EPXXXGS70X/80X FAMILY

28.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGS70X/80X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the “dsPIC33/PIC24 Family Reference Manual”, which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- DSP operations
- Control operations

Table 28-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register ‘Wb’ without any address modifier
- The second source operand, which is typically a register ‘Ws’ with or without an address modifier
- The destination of the result, which is typically a register ‘Wd’ with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value ‘f’
- The destination, which could be either the file register ‘f’ or the W0 register, which is denoted as ‘WREG’

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of ‘Ws’ or ‘f’)
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register ‘Wb’)

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by ‘k’)
- The W register or file register where the literal value is to be loaded (specified by ‘Wb’ or ‘f’)

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register ‘Wb’ without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register ‘Wd’ with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register ‘Wn’ or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

dsPIC33EPXXXGS70X/80X FAMILY

30.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EPXXXGS70X/80X family AC characteristics and timing parameters.

TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
	Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial
	$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended
	Operating voltage V_{DD} range as described in Section 30.1 “DC Characteristics” .

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	—	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Cio	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	CB	SCLx, SDAx	—	—	400	pF	In I ² C mode

dsPIC33EPXXXGS70X/80X FAMILY

TABLE 30-20: INTERNAL FRC ACCURACY

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended					
Param No.	Characteristic	Min.	Typ.	Max.	Units	Conditions	
Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ⁽¹⁾							
F20a	FRC	-2	0.5	+2	%	$-40^{\circ}\text{C} \leq T_A \leq -10^{\circ}\text{C}$	VDD = 3.0-3.6V
		-0.9	0.5	+0.9	%	$-10^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	VDD = 3.0-3.6V
F20b	FRC	-2	1	+2	%	$+85^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	VDD = 3.0-3.6V

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 30-21: INTERNAL LPRC ACCURACY

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended					
Param No.	Characteristic	Min.	Typ.	Max.	Units	Conditions	
LPRC @ 32.768 kHz ⁽¹⁾							
F21a	LPRC	-30	—	+30	%	$-40^{\circ}\text{C} \leq T_A \leq -10^{\circ}\text{C}$	VDD = 3.0-3.6V
		-20	—	+20	%	$-10^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	VDD = 3.0-3.6V
F21b	LPRC	-30	—	+30	%	$+85^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	VDD = 3.0-3.6V

Note 1: This is the change of the LPRC frequency as VDD changes.

dsPIC33EPXXXGS70X/80X FAMILY

**TABLE 30-37: SPI1, SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)
TIMING REQUIREMENTS⁽⁵⁾**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCKx Input Frequency	—	—	15	MHz	(Note 3)
SP72	TscF	SCKx Input Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCKx Input Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP35	Tsch2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	
SP41	Tsch2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx}$ ↓ to SCKx ↑ or SCKx ↓ Input	120	—	—	ns	
SP51	TssH2doZ	$\overline{SSx}$ ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)
SP52	Tsch2ssH, TscL2ssH	$\overline{SSx}$ ↑ after SCKx Edge	1.5 TCY + 40	—	—	ns	(Note 4)

- Note 1:** These parameters are characterized, but are not tested in manufacturing.
- 2:** Data in “Typical” column is at 3.3V, +25°C unless otherwise stated.
- 3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.
- 4:** Assumes 50 pF load on all SPIx pins.
- 5:** Pertaining to SPI3: dsPIC33EPXXXGS702, dsPIC33EPXXXGSX04 and dsPIC33EPXXXGSX05 devices with a remappable SCK3 pin.

dsPIC33EPXXXGS70X/80X FAMILY

**TABLE 30-44: SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)
TIMING REQUIREMENTS⁽⁵⁾**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK3 Input Frequency	—	—	25	MHz	(Note 3)
SP72	TscF	SCK3 Input Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK3 Input Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO3 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO3 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP35	Tsch2doV, TscL2doV	SDO3 Data Output Valid after SCK3 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO3 Data Output Setup to First SCK3 Edge	20	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI3 Data Input to SCK3 Edge	20	—	—	ns	
SP41	Tsch2diL, TscL2diL	Hold Time of SDI3 Data Input to SCK3 Edge	15	—	—	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS3} \downarrow$ to SCK3 $\uparrow$ or SCK3 $\downarrow$ Input	120	—	—	ns	
SP51	TssH2doZ	$\overline{SS3} \uparrow$ to SDO3 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	Tsch2ssH, TscL2ssH	$\overline{SS3} \uparrow$ after SCK3 Edge	1.5 TCY + 40	—	—	ns	(Note 4)
SP60	TssL2doV	SDO3 Data Output Valid after $\overline{SS3}$ Edge	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in “Typical” column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK3 is 91 ns. Therefore, the SCK3 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI3 pins.

5: For dsPIC33EPXXXGSX06 and dsPIC33EPXXXGSX08 devices with a fixed SCK3 pin.

dsPIC33EPXXXGS70X/80X FAMILY

FIGURE 30-29: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





FIGURE 30-30: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



dsPIC33EPXXXGS70X/80X FAMILY

CNPdX (Input Change Notification Pull-Down Enable x)	134	I2CxMSK (I2Cx Slave Mode Address Mask)	252
CNPuX (Input Change Notification Pull-up Enable x)	133	I2CxSTAT (I2Cx Status)	250
CORCON (Core Control)	28, 83	ICxCON1 (Input Capture x Control 1)	178
CTXTSTAT (CPU W Register Context Status)	29	ICxCON2 (Input Capture x Control 2)	179
CxBUFPNT1 (CANx Filters 0-3 Buffer Pointer 1)	318	INTCON1 (Interrupt Control 1)	84
CxBUFPNT2 (CANx Filters 4-7 Buffer Pointer 2)	319	INTCON2 (Interrupt Control 2)	86
CxBUFPNT3 (CANx Filters 8-11 Buffer Pointer 3)	319	INTCON3 (Interrupt Control 3)	87
CxBUFPNT4 (CANx Filters 12-15 Buffer Pointer 4)	320	INTCON4 (Interrupt Control 4)	87
CxCFG1 (CANx Baud Rate Configuration 1)	316	INTTREG (Interrupt Control and Status)	88
CxCFG2 (CANx Baud Rate Configuration 2)	317	IOCONx (PWMx I/O Control)	205
CxCTRL1 (CANx Control 1)	309	ISRCCON (Constant-Current Source Control)	346
CxCTRL2 (CANx Control 2)	310	LATx (PORTx Data Latch)	132
CxEC (CANx Transmit/Receive Error Count)	316	LEBCONx (PWMx Leading-Edge Blanking Control)	209
CxFCTRL (CANx FIFO Control)	312	LEBDLYx (PWMx Leading-Edge Blanking Delay)	210
CxFEN1 (CANx Acceptance Filter Enable 1)	318	LFSR (Linear Feedback Shift)	114
CxFIFO (CANx FIFO Status)	313	MDC (PWMx Master Duty Cycle)	197
CxFMSKSEL1 (CANx Filters 7-0 Mask Selection 1)	322	NVMADR (Nonvolatile Memory Lower Address)	67
CxFMSKSEL2 (CANx Filters 15-8 Mask Selection 2)	323	NVMADRU (Nonvolatile Memory Upper Address)	67
CxINTE (CANx Interrupt Enable)	315	NVMCON (Nonvolatile Memory (NVM) Control)	65
CxINTF (CANx Interrupt Flag)	314	NVMKEY (Nonvolatile Memory Key)	68
CxRXFnEID (CANx Acceptance Filter n Extended Identifier)	321	NVMSRCADR (NVM Source Data Address)	68
CxRXFnSID (CANx Acceptance Filter n Standard Identifier)	321	OCxCON1 (Output Compare x Control 1)	182
CxRXFUL1 (CANx Receive Buffer Full 1)	325	OCxCON2 (Output Compare x Control 2)	184
CxRXFUL2 (CANx Receive Buffer Full 2)	325	ODCx (PORTx Open-Drain Control)	132
CxRXMnEID (CANx Acceptance Filter Mask n Extended Identifier)	324	OSCCON (Oscillator Control)	107
CxRXMnSID (CANx Acceptance Filter Mask n Standard Identifier)	324	OSTUN (FRC Oscillator Tuning)	111
CxRXOVF1 (CANx Receive Buffer Overflow 1)	326	PDCx (PWMx Generator Duty Cycle)	200
CxRXOVF2 (CANx Receive Buffer Overflow 2)	326	PGAxCAL (PGAx Calibration)	344
CxTRmnCON (CANx TX/RX Buffer mn Control)	327	PGAxCON (PGAx Control)	343
CxVEC (CANx Interrupt Code)	311	PHASEx (PWMx Primary Phase-Shift)	201
DEVID (Device ID)	354	PLLFBD (PLL Feedback Divisor)	110
DEVREV (Device Revision)	354	PMD1 (Peripheral Module Disable Control 1)	118
DMALCA (DMA Last Channel Active Status)	100	PMD2 (Peripheral Module Disable Control 2)	120
DMApps (DMA Ping-Pong Status)	101	PMD3 (Peripheral Module Disable Control 3)	121
DMApWC (DMA Peripheral Write Collision Status)	98	PMD4 (Peripheral Module Disable Control 4)	121
DMARQC (DMA Request Collision Status)	99	PMD6 (Peripheral Module Disable Control 6)	122
DMAxCNT (DMA Channel x Transfer Count)	96	PMD7 (Peripheral Module Disable Control 7)	123
DMAxCON (DMA Channel x Control)	92	PMD8 (Peripheral Module Disable Control 8)	124
DMAxPAD (DMA Channel x Peripheral Address)	96	PORTx (I/O PORTx)	131
DMAxREQ (DMA Channel x IRQ Select)	93	PTCON (PWMx Time Base Control)	191
DMAxSTAH (DMA Channel x Start Address A, High)	94	PTCON2 (PWMx Clock Divider Select)	192
DMAxSTAL (DMA Channel x Start Address A, Low)	94	PTGADJ (PTG Adjust)	223
DMAxSTBH (DMA Channel x Start Address B, High)	95	PTGBTE (PTG Broadcast Trigger Enable)	218
DMAxSTBL (DMA Channel x Start Address B, Low)	95	PTGC0LIM (PTG Counter 0 Limit)	221
DSADRH (DMA Most Recent RAM High Address)	97	PTGC1LIM (PTG Counter 1 Limit)	222
DSADRL (DMA Most Recent RAM Low Address)	97	PTGCON (PTG Control)	217
DTRx (PWMx Dead-Time)	203	PTGCST (PTG Control/Status)	215
FCLCONx (PWMx Fault Current-Limit Control)	207	PTGHOLD (PTG Hold)	222
I2CxCONH (I2Cx Control High)	249	PTGL0 (PTG Literal 0)	223
I2CxCONL (I2Cx Control Low)	247	PTGQPTR (PTG Step Queue Pointer)	224
		PTGQUEx (PTG Step Queue x)	224
		PTGSDLIM (PTG Step Delay Limit)	221
		PTGT0LIM (PTG Timer0 Limit)	220
		PTGT1LIM (PTG Timer1 Limit)	220
		PTPER (PWMx Primary Master Time Base Period)	193
		PWMCAPx (PWMx Primary Time Base Capture)	212
		PWMCONx (PWMx Control)	198
		PWMKEY (PWMx Protection Lock/Unlock Key)	197
		RCON (Reset Control)	71
		REFOCON (Reference Oscillator Control)	113
		RPINR0 (Peripheral Pin Select Input 0)	142
		RPINR1 (Peripheral Pin Select Input 1)	142

dsPIC33EPXXXGS70X/80X FAMILY

Timing Diagrams

BOR and Master Clear Reset Characteristics	391
CANx I/O	426
External Clock	388
High-Speed PWMx Fault Characteristics	397
High-Speed PWMx Module Characteristics	397
I/O Characteristics	391
I2Cx Bus Data (Master Mode)	422
I2Cx Bus Data (Slave Mode)	424
I2Cx Bus Start/Stop Bits (Master Mode)	422
I2Cx Bus Start/Stop Bits (Slave Mode)	424
Input Capture x (ICx) Characteristics	395
OCx/PWMx Characteristics	396
Output Compare x (OCx) Characteristics	396
SPI1, SPI2 and SPI3 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1)	401
SPI1, SPI2 and SPI3 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1)	400
SPI1, SPI2 and SPI3 Master Mode (Half-Duplex, Transmit Only, CKE = 0)	398
SPI1, SPI2 and SPI3 Master Mode (Half-Duplex, Transmit Only, CKE = 1)	399
SPI1, SPI2 and SPI3 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0)	408
SPI1, SPI2 and SPI3 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0)	406
SPI1, SPI2 and SPI3 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0)	402
SPI1, SPI2 and SPI3 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0)	404
SPI3 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1)	413
SPI3 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1)	412
SPI3 Master Mode (Half-Duplex, Transmit Only, CKE = 0)	410
SPI3 Master Mode (Half-Duplex, Transmit Only, CKE = 1)	411
SPI3 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0)	420
SPI3 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0)	418
SPI3 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0)	414
SPI3 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0)	416
Timer1-Timer5 External Clock Characteristics	393
UARTx I/O Characteristics	427

U

UART	
Unique Device Identifier (UDID)	32
Universal Asynchronous Receiver	
Transmitter (UART)	253
Control Registers	255
Helpful Tips	254
Resources	254
Universal Asynchronous Receiver Transmitter. See UART.	
User OTP Memory	355

V

Voltage Regulator (On-Chip)	355
-----------------------------------	-----

W

Watchdog Timer (WDT)	347, 356
Programming Considerations	356
WWW Address	474
WWW, On-Line Support	10