



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I ² S, POR, PWM, WDT
Number of I/O	20
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gs702-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Communication Interfaces

- Two UART modules (15 Mbps):
 - Supports LIN/J2602 protocols and IrDA®
- Three Variable Width SPI modules with Operating modes:
 - 3-wire SPI
 - 8x16 or 8x8 FIFO mode
 - I²S mode
- Two I²C modules (up to 1 Mbaud) with SMBus Support
- Up to Two CAN modules
- Four-Channel DMA

Input/Output

- Constant-Current Source (10 µA nominal)
- Sink/Source up to 12 mA/15 mA, respectively; Pin-Specific for Standard VOH/VOL
- 5V Tolerant Pins
- · Selectable, Open-Drain Pull-ups and Pull-Downs
- External Interrupts on all I/O Pins
- Peripheral Pin Select (PPS) to allow Function Remap with Six Virtual I/Os

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1, -40°C to +125°C)
- Class B Safety Library, IEC 60730
- The 6x6x0.55 mm UQFN Package is Designed and Optimized to ease IPC9592B 2nd Level Temperature Cycle Qualification

Debugger Development Support

- In-Circuit and In-Application Programming
- Five Program and Three Complex Data Breakpoints
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- Trace and Run-Time Watch

Digital Peripherals

- Four Configurable Logic Cells
- Peripheral Trigger Generator

		rtes		(GPIO)		Re	ma	ppal	ole F	Perip	hera	als					12- A[-			r		Source	
Device	Pins	Program Memory Bytes	RAM (Bytes)	General Purpose I/O (Timers ⁽¹⁾	Input Capture	Output Compare	UART	IdS	PWM ⁽²⁾	External Interrupts ⁽³⁾	CAN	Reference Clock	1 ² C	CLC	ÐLd	Analog Inputs	S&H Circuits	V9d	AMA	Analog Comparator	DAC Output	Constant-Current Sou	Packages
dsPIC33EP128GS702	28	128K	8K	20	5	4	4	2	3	8x2	4	0	1	2	4	1	11	5	2	0	4	1	1	SOIC, QFN-S, UQFN
dsPIC33EP64GS804	44	64K	8K	33	5	4	4	2	3	8x2	4	2	1	2	4	1	17	5	2	4	4	1	1	
dsPIC33EP128GS704	44	128K	8K	33	5	4	4	2	3	8x2	4	0	1	2	4	1	17	5	2	0	4	1	1	QFN, TQFP
dsPIC33EP128GS804	44	128K	8K	33	5	4	4	2	3	8x2	4	2	1	2	4	1	17	5	2	4	4	1	1	i Qi i
dsPIC33EP64GS805	48	64K	8K	33	5	4	4	2	3	8x2	4	2	1	2	4	1	17	5	2	4	4	1	1	
dsPIC33EP128GS705	48	128K	8K	33	5	4	4	2	3	8x2	4	0	1	2	4	1	17	5	2	0	4	1	1	TQFP
dsPIC33EP128GS805	48	128K	8K	33	5	4	4	2	3	8x2	4	2	1	2	4	1	17	5	2	4	4	1	1	
dsPIC33EP64GS806	64	64K	8K	51	5	4	4	2	3	8x2	4	2	1	2	4	1	22	5	2	4	4	2	1	
dsPIC33EP128GS706	64	128K	8K	51	5	4	4	2	3	8x2	4	0	1	2	4	1	22	5	2	0	4	2	1	TQFP
dsPIC33EP128GS806	64	128K	8K	51	5	4	4	2	3	8x2	4	2	1	2	4	1	22	5	2	4	4	2	1	1
dsPIC33EP64GS708	80	64K	8K	67	5	4	4	2	3	8x2	4	0	1	2	4	1	22	5	2	0	4	2	1	
dsPIC33EP64GS808	80	64K	8K	67	5	4	4	2	3	8x2	4	2	1	2	4	1	22	5	2	4	4	2	1	TQFP
dsPIC33EP128GS708	80	128K	8K	67	5	4	4	2	3	8x2	4	0	1	2	4	1	22	5	2	0	4	2	1	IQFP
dsPIC33EP128GS808	80	128K	8K	67	5	4	4	2	3	8x2	4	2	1	2	4	1	22	5	2	4	4	2	1	

Note 1: The external clock for Timer1, Timer2 and Timer3 is remappable.

2: PWM4 through PWM8 are remappable on 28/44/48-pin devices; on 64-pin devices, only PWM7/PWM8 are remappable.


3: External interrupts, INT0 and INT4, are not remappable.

Pin Diagrams (Continued)

	RB6 RB5 R815	KB8 VDD VSS	RC7 RC7 RB4 RB3
		4 4 %	
	RB7 1		33 RB2
	RC4 2		32 RB1
	RC5 3		31 🛛 RC1
	RC6 4		³⁰ Vss
	RC3		29 VDD
		IC33EPX	XXGSX04 28 RC10
			27 🛛 RC9
	RB11 8		
	RB12 9		25 RB9
	RB13 10		24 RB0
	RB14 11		²³ RA2
	4 0 C	RC13 AVss AVbb	AVDD RC12 RA0 RA1
Pin	Pin Function	Pin	Pin Function
1	PGEC1/AN21/SDA1/ RP39 /RB7	23	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2
1 2	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4	23 24	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2 AN3/CMP1D/CMP2B/PGA2P3/ RP32 /RB0
1	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5	23 24 25	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2
1 2 3	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4	23 24	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2 AN3/CMP1D/CMP2B/PGA2P3/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9
1 2 3 4	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6	23 24 25 26	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2 AN3/CMP1D/CMP2B/PGA2P3/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AVDD
1 2 3 4 5	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3	23 24 25 26 27	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2 AN3/CMP1D/CMP2B/PGA2P3/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AVDD AN11/PGA1N3/ RP57 /RC9
1 2 3 4 5 6	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss	23 24 25 26 27 28	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2 AN3/CMP1D/CMP2B/PGA2P3/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AVDD AN11/PGA1N3/ RP57 /RC9 EXTREF2/AN10/PGA1P4/ RP58 /RC10
1 2 3 4 5 6 7	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcaP	23 24 25 26 27 28 28 29	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/ RP18 /RA2 AN3/CMP1D/CMP2B/PGA2P3/ RP32 /RB0 AN4/CMP2C/CMP3A/ISRC4/ RP41 /RB9 AVDD AN11/PGA1N3/ RP57 /RC9 EXTREF2/AN10/PGA1P4/ RP58 /RC10 VDD
1 2 3 4 5 6 7 8	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcAP TMS/PWM3H/ RP43 /RB11	23 24 25 26 27 28 29 30	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVDD AN11/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS
1 2 3 4 5 6 7 8 9	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcAP TMS/PWM3H/ RP43 /RB11 TCK/PWM3L/ RP44 /RB12	23 24 25 26 27 28 29 30 31	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVDD AN11/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1
1 2 3 4 5 6 7 8 9 10 11 12	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcAP TMS/PWM3H/ RP43 /RB11 TCK/PWM3L/ RP44 /RB12 PWM2H/ RP45 /RB13 PWM2L/ RP46 /RB14 PWM1H/ RP20 /RA4	23 24 25 26 27 28 29 30 31 31 32 33 33	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVDD AN11/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSC2/CLK0/AN7/CMP3D/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3
1 2 3 4 5 6 7 8 9 10 11 12 13	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss Vcap TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2L/RP46/RB13 PWM2L/RP46/RB14 PWM1L/RP19/RA3	23 24 25 26 27 28 29 30 31 31 32 33 34 35	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AN11/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSCI/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4
1 2 3 4 5 6 7 8 9 10 11 12 13 14	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss Vcap TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RP19/RA3 FLT12/RP48/RC0	23 24 25 26 27 28 29 30 31 31 32 33 34 35 36	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AN1/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSCI/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 EXTREF1/AN9/CMP4D/RP50/RC2
1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss Vcap TMS/PWM3H/ RP43 /RB11 TCK/PWM3L/ RP44 /RB12 PWM2H/ RP45 /RB13 PWM2L/ RP46 /RB14 PWM1H/ RP20 /RA4 PWM1L/ RP19 /RA3 FLT12/ RP48 /RC0 FLT11/ RP61 /RC13	23 24 25 26 27 28 29 30 31 31 32 33 33 34 35 36 37	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AN1/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSCI/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 EXTREF1/AN9/CMP4D/RP50/RC2 ASDA1/RP55/RC7
1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss Vcap TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RP19/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVss	23 24 25 26 27 28 29 30 31 31 32 33 33 34 35 36 36 37 38	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AVDD AN11/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSCI/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 EXTREF1/AN9/CMP4D/RP50/RC2 ASDA1/RP55/RC7 ASCL1/RP56/RC8
1 2 3 4 5 6 7 7 8 9 10 11 12 13 14 15 16 17	PGEC1/AN21/SDA1/ RP39 /RB7 AN1ALT/ RP52 /RC4 AN0ALT/ RP53 /RC5 AN17/ RP54 /RC6 RP51 /RC3 Vss VcAP TMS/PWM3H/ RP43 /RB11 TCK/PWM3L/ RP44 /RB12 PWM2H/ RP45 /RB13 PWM2L/ RP46 /RB14 PWM1L/ RP46 /RB14 PWM1L/ RP19 /RA3 FLT12/ RP48 /RC0 FLT11/ RP61 /RC13 AVss AVDD	23 24 25 26 27 28 29 30 31 31 32 33 33 34 35 36 36 37 38 39	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AN1/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSC2/CLK0/AN7/CMP3D/CMP4A/ISRC2/RP33/RB1 OSC2/CLK0/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 EXTREF1/AN9/CMP4D/RP50/RC2 ASDA1/RP55/RC7 ASCL1/RP56/RC8 Vss
1 2 3 4 5 6 7 7 8 9 9 10 11 12 13 14 15 16 17 18	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RP19/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVss AVod MCLR	23 24 25 26 27 28 29 30 31 31 32 33 33 34 35 36 36 37 38 39 40	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AN1/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSC2/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 EXTREF1/AN9/CMP4D/RP50/RC2 ASDA1/RP55/RC7 ASSCL1/RP56/RC8 VbD
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RP19/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVbd MCLR AVdd	23 24 25 26 27 28 29 30 31 31 32 33 33 34 35 36 36 37 38 39 40 41	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AN1/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 Vbb VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSC2/CLK/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 EXTREF1/AN9/CMP4D/RP50/RC2 ASDA1/RP55/RC7 ASSL1/RP56/RC8 VbD PGED3/SDA2/FLT31/RP40/RB8
1 2 3 4 5 6 7 7 8 9 9 10 11 12 13 14 15 16 17 18	PGEC1/AN21/SDA1/RP39/RB7 AN1ALT/RP52/RC4 AN0ALT/RP53/RC5 AN17/RP54/RC6 RP51/RC3 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1L/RP19/RA3 FLT12/RP48/RC0 FLT11/RP61/RC13 AVss AVod MCLR	23 24 25 26 27 28 29 30 31 31 32 33 33 34 35 36 36 37 38 39 40	AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 AVD AN1/PGA1N3/RP57/RC9 EXTREF2/AN10/PGA1P4/RP58/RC10 VDD VSS AN8/CMP4C/PGA2P4/RP49/RC1 OSC2/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 PGED2/DACOUT1/AN18/INT0/RP35/RB3 PGEC2/ADTRG31/RP36/RB4 EXTREF1/AN9/CMP4D/RP50/RC2 ASDA1/RP55/RC7 ASSCL1/RP56/RC8 VbD

Legend: Shaded pins are up to 5 VDC tolerant. RPn represents remappable peripheral functions. See Table 11-12 and Table 11-13 for the complete list of remappable sources.

Pin Diagrams (Continued)



2	AN1ALT/RP52/RC4	26	AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0
3	AN0ALT/RP53/RC5	27	AN4/CMP2C/CMP3A/ISRC4/RP41/RB9
4	AN17/ RP54 /RC6	28	AVDD
5	RP51/RC3	29	AN11/PGA1N3/ RP57 /RC9
6	Vss	30	EXTREF2/AN10/PGA1P4/RP58/RC10
7	VCAP	31	VDD
8	RP68/RD4	32	Vss
9	TMS/PWM3H/RP43/RB11	33	N/C
10	TCK/PWM3L/RP44/RB12	34	AN8/CMP4C/PGA2P4/RP49/RC1
11	PWM2H/ RP45 /RB13	35	OSCI/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1
12	PWM2L/ RP46 /RB14	36	OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2
13	PWM1H/ RP20 /RA4	37	PGED2/DACOUT1/AN18/INT0/RP35/RB3
14	PWM1L/ RP19 /RA3	38	PGEC2/ADTRG31/ RP36 /RB4
15	FLT12/ RP48 /RC0	39	EXTREF1/AN9/CMP4D/RP50/RC2
16	FLT11/ RP61 /RC13	40	ASDA1/RP55/RC7
17	CLC4OUT/FLT10/RP74/RD10	41	ASCL1/RP56/RC8
18	AVss	42	Vss
19	AVDD	43	VDD
20	MCLR	44	CLC3OUT/RD14
21	AVDD	45	PGED3/SDA2/FLT31/RP40/RB8
22	AN14/PGA2N3/RP60/RC12	46	PGEC3/SCL2/RP47/RB15
23	AN0/CMP1A/PGA1P1/RP16/RA0	47	TDO/AN19/PGA2N2/ RP37 /RB5
24	AN1/CMP1B/PGA1P2/PGA2P1/RP17/RA1	48	PGED1/TDI/AN20/SCL1/RP38/RB6

Legend: Shaded pins are up to 5 VDC tolerant.

RPn represents remappable peripheral functions. See Table 11-12 and Table 11-13 for the complete list of remappable sources.

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGS70X/80X family of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXXGS70X/80X Digital Signal Controller (DSC) devices.

dsPIC33EPXXXGS70X/80X devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: dsPIC33EPXXXGS70X/80X FAMILY BLOCK DIAGRAM





FIGURE 3-1: dsPIC33EPXXXGS70X/80X FAMILY CPU BLOCK DIAGRAM



4.2.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-5).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.2.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXXGS70X/80X family devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1** "Interrupt Vector Table".




FIGURE 4-5: PROGRAM MEMORY ORGANIZATION

4.3.5 X AND Y DATA SPACES

The dsPIC33EPXXXGS70X/80X core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.4 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

4.4.1 KEY RESOURCES

- "dsPIC33E/PIC24E Program Memory" (DS70000613) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

6.1.1 KEY RESOURCES

- "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools


15.2 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

	U-0	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0						
R/W-0 ENFLTA	U-0				OCISELU	_					
ENFLTA	U-0						bit				
ENFLTA	00	U-0	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0				
bit 7	_		OCFLTA	TRIGMODE	OCM2	OCM1	OCM0				
							bit				
Legend:		USC - Hardwa	ara Sattabla/Cla	arablo bit							
R = Readab	lo hit	W = Writable b	HSC = Hardware Settable/Clearable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value a		'1' = Bit is set	п	'0' = Bit is clea		x = Bit is unkr					
							101111				
bit 15-14	Unimpleme	ented: Read as '0	,								
bit 13	OCSIDL: 0	utput Compare x	Stop in Idle Mo	de Control bit							
	1 = Output	Compare x halts	in CPU Idle mo	de							
0 = Output Compare x continues to operate in CPU Idle mode											
bit 12-10	OCTSEL<2	:0>: Output Com	oare x Clock Se	lect bits							
	111 = Perip	heral clock (FP)									
	110 = Rese										
	101 = Rese		was of the OCy								
		K is the clock sou			Ironous clock is	supported)					
	011 = T5CLK is the clock source of the OCx 010 = T4CLK is the clock source of the OCx										
	001 = T3CLK is the clock source of the OCx										
	000 = T2CL	K is the clock sou	urce of the OCx								
bit 9-8	Unimpleme	ented: Read as '0	,								
bit 7	ENFLTA: Fa	ault A Input Enabl	e bit								
	1 = Output Compare Fault A input (OCFA) is enabled										
	0 = Output	Compare Fault A	input (OCFA) is	s disabled							
bit 6-5	Unimpleme	ented: Read as '0	,								
bit 4	OCFLTA: P	WM Fault A Cond	lition Status bit								
		ault A condition c									
	0 = No PW	M Fault A condition	on on the OCFA	pin has occurre	ed						
bit 3		: Trigger Status N									
		TAT (OCxCON2<	,	/hen OCxRS = (OCxTMR or in s	oftware					
	0 = TRIGS	TAT is cleared on	y by software								

Note 1: OCxR and OCxRS are double-buffered in PWM mode only.





21.1 Control Registers

The CLCx module is controlled by the following registers:

- CLCxCONL
- CLCxCONH
- CLCxSEL
- CLCxGLSL
- CLCxGLSH

The CLCx Control registers (CLCxCONL and CLCxCONH) are used to enable the module and interrupts, control the output enable bit, select output polarity and select the logic function. The CLCx Control registers also allow the user to control the logic polarity of not only the cell output, but also some intermediate variables. The CLCx Input MUX Select register (CLCxSEL) allows the user to select up to 4 data input sources using the 4 data input selection multiplexers. Each multiplexer has a list of 8 data sources available.

The CLCx Gate Logic Input Select registers (CLCxGLSL and CLCxGLSH) allow the user to select which outputs from each of the selection MUXes are used as inputs to the input gates of the logic cell. Each data source MUX outputs both a true and a negated version of its output. All of these 8 signals are enabled, ORed together by the logic cell input gates.

REGISTER 21-1: CLCxCONL: CLCx CONTROL REGISTER (LOW)

D 444 0											
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0				
LCEN	—	—	—	INTP	INTN	—	—				
bit 15							bit 8				
R-0	R-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
LCOE	LCOUT	LCOUT LCPOL — — MODE2 MODE1 MO									
bit 7							bit 0				
Logondi											
Legend: R = Readabl	e hit	W = Writable t	nit	II – Unimplen	nented bit, read	1 ac '0'					
-n = Value at		'1' = Bit is set	JIL		x = Bit is unkr						
	IFUR	I – DILIS SEL		'0' = Bit is clea	areu		IOWIT				
bit 15	I CEN: CLCx	Enable bit									
		LCEN: CLCx Enable bit 1 = CLCx is enabled and mixing input signals									
	0 = CLCx is disabled and has logic zero outputs										
bit 14-12	Unimplemer	nted: Read as '0	,								
bit 11	INTP: CLCx	Positive Edge In	terrupt Enable	e bit							
		will be generate will not be gene		ng edge occurs	on LCOUT						
bit 10	•	Negative Edge I		le bit							
	1 = Interrupt	will be generate will not be gene	ed when a falli		on LCOUT						
bit 9-8	Unimplemer	nted: Read as '0	,								
bit 7	LCOE: CLCx	Port Enable bit									
		rt pin output is e									
	0 = CLCx port pin output is disabled										
	LCOUT: CLCx Data Output Status bit										
bit 6		•	status bit								
bit 6	1 = CLCx out	tput high	Satus Dit								
	1 = CLCx out 0 = CLCx out	tput high tput low									
bit 6 bit 5	1 = CLCx out 0 = CLCx out LCPOL: CLC	tput high tput low Cx Output Polarit	y Control bit								
	1 = CLCx out 0 = CLCx out LCPOL: CLC 1 = The outp	tput high tput low	y Control bit is inverted	ed							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIFF7	SIGN7	DIFF6	SIGN6	DIFF5	SIGN5	DIFF4	SIGN4
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIFF3	SIGN3	DIFF2	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0
bit 7		•	•	•	•		bit 0

REGISTER 22-19: ADMODOL: ADC INPUT MODE CONTROL REGISTER 0 LOW

Leaend:
Logona.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1(odd) DIFF<7:0>: Differential-Mode for Corresponding Analog Inputs bits

- 1 = Channel is differential
- 0 = Channel is single-ended

bit 14-0 (even) SIGN<7:0>: Output Data Sign for Corresponding Analog Inputs bits

- 1 = Channel output data is signed
- 0 = Channel output data is unsigned

REGISTER 22-20: ADMOD0H: ADC INPUT MODE CONTROL REGISTER 0 HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
DIFF15	SIGN15	DIFF14	SIGN14	DIFF13	SIGN13	DIFF12	SIGN12		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
DIFF11	SIGN11	DIFF10	SIGN10	DIFF9	SIGN9	DIFF8	SIGN8		
bit 7				- -		•	bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	c = Bit is unknown		

bit 15-1(odd) DIFF<15:8>: Differential-Mode for Corresponding Analog Inputs bits

1 = Channel is differential

0 = Channel is single-ended

bit 14-0 (even) SIGN<15:8>: Output Data Sign for Corresponding Analog Inputs bits

- 1 = Channel output data is signed
- 0 = Channel output data is unsigned

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0				
bit 7							bit 0				
Legend:											
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bits										
	11 = Reserved										
	10 = Acceptance Mask 2 registers contain mask										
	01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask										
h:+ 40 40			5		hite 15 (1)						
bit 13-12				`	s as bits 15-14)						
bit 11-10	F5MSK<1:0>	·: Mask Source	for Filter 5 bit	ts (same value:	s as bits 15-14)						
bit 9-8	F4MSK<1:0>	: Mask Source	for Filter 4 bit	ts (same value	s as bits 15-14)						
bit 7-6	F3MSK<1:0>	: Mask Source	for Filter 3 bit	ts (same value	s as bits 15-14)						
bit 5-4	F2MSK<1:0>	: Mask Source	for Filter 2 bit	ts (same values	s as bits 15-14)						
bit 3-2	F1MSK<1:0>	: Mask Source	for Filter 1 bit	ts (same value	s as bits 15-14)						

REGISTER 23-18: CxFMSKSEL1: CANx FILTERS 7-0 MASK SELECTION REGISTER 1

bit 1-0 FUMSK<1:0>: Mask Source for Filler 0 bits (same values as bits 15-14)	bit 1-0	FOMSK<1:0>: Mask Source for Filter 0 bits (same values as bits 15-14)
---	---------	---

REGISTER 23-19: CxFMSKSEL2: CANx FILTERS 15-8 MASK SELECTION REGISTER 2

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| F15MSK1 | F15MSK0 | F14MSK1 | F14MSK0 | F13MSK1 | F13MSK0 | F12MSK1 | F12MSK0 |
| bit 15 | | | | | | | bit 8 |

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11MSK1	F11MSK0	F10MSK1	F10MSK0	F9MSK1	F9MSK0	F8MSK1	F8MSK0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	F15MSK<1:0>: Mask Source for Filter 15 bits 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F14MSK<1:0>: Mask Source for Filter 14 bits (same values as bits 15-14)
bit 11-10	F13MSK<1:0>: Mask Source for Filter 13 bits (same values as bits 15-14)
bit 9-8	F12MSK<1:0>: Mask Source for Filter 12 bits (same values as bits 15-14)
bit 7-6	F11MSK<1:0>: Mask Source for Filter 11 bits (same values as bits 15-14)
bit 5-4	F10MSK<1:0>: Mask Source for Filter 10 bits (same values as bits 15-14)
bit 3-2	F9MSK<1:0>: Mask Source for Filter 9 bits (same values as bits 15-14)
bit 1-0	F8MSK<1:0>: Mask Source for Filter 8 bits (same values as bits 15-14)

NOTES:

TABLE 30-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Тур.	Max.	Units	Conditions				
Operating Cur	rent (IDD) ⁽¹⁾							
DC20d	8	13	mA	-40°C				
DC20a	8	13	mA	+25°C	2 2)/	10 MIPS		
DC20b	8	13	mA	+85°C	3.3V	TO MIPS		
DC20c	8	13	mA	+125°C				
DC22d	12	20	mA	-40°C				
DC22a	12	20	mA	+25°C	2.01/			
DC22b	12	20	mA	+85°C	3.3V	20 MIPS		
DC22c	12	20	mA	+125°C				
DC24d	19	30	mA	-40°C		40 MIPS		
DC24a	19	30	mA	+25°C	3.3∨			
DC24b	19	30	mA	+85°C	3.3V			
DC24c	19	30	mA	+125°C				
DC25d	27	42	mA	-40°C		60 MIPS		
DC25a	27	42	mA	+25°C	2.01/			
DC25b	27	42	mA	+85°C	3.3V			
DC25c	27	42	mA	+125°C				
DC26d	30	46	mA	-40°C				
DC26a	30	46	mA	+25°C	3.3V	70 MIPS		
DC26b	30	46	mA	+85°C				
DC27d	57	75	mA	-40°C		70.14120		
DC27a	57	75	mA	+25°C	3.3V	70 MIPS (Note 2)		
DC27b	57	75	mA	+85°C				

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- · CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (all defined PMDx bits are set)
- CPU is executing while(1) statement
- JTAG is disabled
- **2:** For this specification, the following test conditions apply:
 - · APLL clock is enabled
 - All 8 PWMs enabled and operating at maximum speed (PTCON2<2:0> = 000), PTPER = 1000h, 50% duty cycle
 - All other peripherals are disabled (corresponding PMDx bits are set)

TABLE 30-35:SPI1, SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS⁽⁵⁾

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extend} \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCKx Input Frequency	_		15	MHz	(Note 3)	
SP72	TscF	SCKx Input Fall Time				ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	_	ns	(Note 4)	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—		50	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

5: Pertaining to SPI3: dsPIC33EPXXXGS702, dsPIC33EPXXXGSX04 and dsPIC33EPXXXGSX05 devices with a remappable SCK3 pin.




FIGURE 30-24: SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS^(1,2)

FIGURE 30-31: CANX MODULE I/O TIMING CHARACTERISTICS

CxTX Pin (output)	Old Value		New Value	
CxRX Pin (input)	-	CA10 CA11	÷- F:	
(input)	4	CA20		

TABLE 30-49: CANX MODULE I/O TIMING REQUIREMENTS


AC CHARACTERISTICS			$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
CA10	TIOF	Port Output Fall Time	—	_	_	ns	See Parameter DO32
CA11	TIOR	Port Output Rise Time	—	—	—	ns	See Parameter DO31
CA20	TCWF	Pulse Width to Trigger CAN Wake-up Filter	120	—		ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensi	MIN	NOM	MAX		
Contact Pitch	E		0.50 BSC		
Contact Pad Spacing	C1		13.40		
Contact Pad Spacing	C2		13.40		
Contact Pad Width (X80)	X1			0.30	
Contact Pad Length (X80)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B