




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	18
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213m6qnnp-u0

Table 1.2 Specifications for R8C/3MQ Group (2)

Item	Function	Specification
Serial Interface (UART0)		Shared with clock synchronous serial I/O mode and clock asynchronous serial I/O
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C bus)
I ² C bus		1 (shared with SSU)
RF	RF frequency	2405 MHz to 2480 MHz
	Reception sensitivity	-95 dBm
	Transmission output level	0 dBm
Baseband		• 127-byte transmit RAM, 127-byte receive RAM × 2 • Automatic ACK response function • 26-bit timer: Compare function in 3 channels
Encryption	AES	AES Encryption/Decryption (Key length 128bits)
Flash Memory		• Programming and erasure voltage: VCC = 1.8 to 3.6 V (in CPU rewrite mode) • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • Background operation (BGO) function
Operating Frequency/ Supply Voltage (in single mode)		f(BCLK) = 16 MHz, VCC = 2.7 to 3.6 V) f(BCLK) = 8 MHz (VCC = 2.15 to 3.6V) f(BCLK) = 4 MHz, VCC = 1.8 to 3.6 V) Note: f(XIN) = fixed at 16 MHz

Table 1.3 Specifications for R8C/3MQ Group (3)

Item	Function	Specification
Current Consumption ⁽¹⁾		RF = Tx: 18 mA RF = Rx (reception in progress): 25 mA RF = Rx (reception standby): 24 mA RF = Rx (reception standby)/wait mode: 23 mA RF = idle: 4 mA RF = off: 2.5 mA *The above applies when: f(XIN) = 16 MHz, f(BCLK) = 4 MHz, and VCC = VCCRFB = 1.8 to 3.6 V
		RF = Tx: 19 mA RF = Rx (reception in progress): 26 mA RF = Rx (reception standby): 25 mA RF = Rx (reception standby)/wait mode: 23 mA RF = idle: 5 mA RF = off: 3.5 mA *The above applies when: f(XIN) = 16 MHz, f(BCLK) = 8 MHz, and VCC = VCCRFB = 2.15 to 3.6 V
		RF = Tx: 21.5 mA RF = Rx (reception in progress): 28.5 mA RF = Rx (reception standby): 27.5 mA RF = Rx (reception standby)/wait mode: 23 mA RF = idle: 7.5 mA RF = off: 6 mA *The above applies when: f(XIN) = 16 MHz, f(BCLK) = 16 MHz, and VCC = VCCRFB = 2.7 to 3.6 V
		Low-speed on-chip oscillator mode (f(BCLK) = 15.6 kHz): 80 μ A Low-speed clock mode (f(BCLK) = 32 kHz, flash memory low-power-consumption mode): 95 μ A Low-speed clock mode (f(BCLK) = 32 kHz, flash memory off/program operation on RAM): 45 μ A Wait mode (system clock = XCIN (32 kHz)), peripheral function clock on: 6 μ A Wait mode (system clock = XCIN (32 kHz)), peripheral function clock off: 4.5 μ A Wait mode (system clock = fOCO-S (125 kHz)), peripheral function clock on: 13 μ A Wait mode (system clock = fOCO-S (125 kHz)), peripheral function clock off: 7.5 μ A Stop mode (all clocks off): 2 μ A *When VCC = VCCRFB = 1.8 to 3.6 V and RF = off
Operating Ambient Temperature		-20°C to 85°C (N version)
Package		40-pin HWQFN Package code: PWQN0040KB-A (previous code: 40PJS-A)

Note:

1. Refer to **5. Electrical Characteristics** for details on the measurement conditions.

1.2 Product List

Table 1.4 lists Product List for R8C/3MQ Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/3MQ Group.

Table 1.4 Product List for R8C/3MQ Group

Current of Jun 2012

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F213M6QNNP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PWQN0040KB-A	N version
R5F213M7QNNP	48 Kbytes	1 Kbyte × 4	4 Kbytes		
R5F213M8QNNP	64 Kbytes	1 Kbyte × 4	6 Kbytes		
R5F213MAQNNP	96 Kbytes	1 Kbyte × 4	7 Kbytes		
R5F213MCQNNP	112 Kbytes	1 Kbyte × 4	7.5 Kbytes		




Figure 1.1 Part Number, Memory Size, and Package of R8C/3MQ Group

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.5 outlines Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

Table 1.5 Pin Name Information by Pin Number

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I ² C bus	RF Pin Other
1	VREGOUT3							
2	VSS2							
3	XIN							
4	XOUT							
5	RESET							
6	VSS1							
7	MODE							
8	VCC							
9	(XCIN)	P4_3						
10	(XCOUT)	P4_4						
11		P1_7	KI7/INT1	(TRAIO)				
12		P1_6	KI6		(CLK0)			
13		P1_5	KI5(/INT1)	(TRAIO)	(RXD0)			
14		P1_4	KI4	(TRCCLK)	(TXD0)			
15		P1_3	KI3	TRBO(/TRCIOC)				
16		P1_2	KI2	(TRCIOB)				
17		P1_1	KI1	(TRCIOA/TRCTRG)				
18		P1_0	KI0	(TRCIOD)				
19								IFRXTN
20								IFRXTN
21	VCCRF							
22	VREGOUT1							
23	VREG1							
24	VREG2							
25	VSSRF							
26								RFIOP
27								RFION
28	VSSRF1							
29	VSSRF2							
30	VREG3							
31	VREGOUT2							
32	VREG4							
33		P0_4		TREO(/TRCIOB)				ASW
34		P3_7		TRA0		SSO	SDA	
35		P3_5		(TRCIOD)		SSCK	SCL	
36		P3_4		(TRCIOC)		SSI		
37		P3_3	INT3	(TRCCLK)		SCS		
38		P3_1		(TRBO)				
39		P3_0		(TRA0)				
40		P4_5	INT0					
Bottom side	DIEGND							

Note:

1. The function in parentheses can be assigned to the pin by a program.

1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS1	—	Apply 1.8 to 3.6 V to the VCC pin. Apply 0 V to the VSS1 pin.
Reset input	$\overline{\text{RESET}}$	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock oscillation circuit I/O. Connect a crystal oscillator between the XIN and XOUT pins.
XIN clock output	XOUT	I/O	
XCIN clock input	XCIN	I	These pins are provided for XCIN clock oscillation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins.
XCIN clock output	XCOUT	O	
$\overline{\text{INT}}$ interrupt input	$\overline{\text{INT0}}$, $\overline{\text{INT1}}$, $\overline{\text{INT3}}$	I	$\overline{\text{INT}}$ interrupt input pins. $\overline{\text{INT0}}$ is used as an input pin for timer RB and timer RC.
Key input interrupt input	$\overline{\text{KI0}}$ to $\overline{\text{KI7}}$	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRA0	O	Timer RA output pin.
Timer RB	TRBO	O	Timer RB output pin.
Timer RC	TRCCLK	I	External clock input pin.
	TRCTRG	I	External trigger input pin.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.
Timer RE	TREO	O	Divided clock output pin.
Serial interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0	I	Serial data input pin.
	TXD0	O	Serial data output pin.
SSU	SSI	I/O	Data I/O pin.
	$\overline{\text{SCS}}$	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
I/O ports	P0_4, P1_0 to P1_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.

I: Input O: Output I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.11 list the special function registers. Table 4.12 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (0000h to 002Fh) ⁽¹⁾

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00101000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXXb ⁽²⁾
000Ch	Oscillation Stop Detection Register	OSD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTs	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h			
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b ⁽³⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h			
002Ah			
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.

Table 4.5 SFR Information (5) (0120h to 019Fh) ⁽¹⁾

Address	Register	Symbol	After Reset
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h			
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
:			
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah			
018Bh			
018Ch	SSU/IIC Pin Select Register	SSUICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register ⁽²⁾	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR / ICMR	00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register ⁽²⁾	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2 / SAR	00h
019Eh			
019Fh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUICSR register.

Table 4.11 SFR Information (11) (2D30h to 2FFFh) (1)

Address	Register	Symbol	After Reset
2D30h	Time Stamp Register 0	BBTSTAMP0	00h
2D31h			00h
2D32h	Time Stamp Register 1	BBTSTAMP1	00h
2D33h			00h
2D34h	Timer Control Register	BBTIMECON	00h
2D35h	Backoff Period Register	BBBOFFPROD	00h
2D36h			
2D37h			
2D38h			
2D39h			
2D3Ah	PLL Division Register 0	BBPLLDIVL	65h
2D3Bh	PLL Division Register 1	BBPLLDIVH	09h
2D3Ch	Transmit Output Power Register	BBTXOUTPWR	00h
2D3Dh	RSSI Offset Register	BBRSSIOFS	F6h
2D3Eh			
2D3Fh			
2D40h			
2D41h			
2D42h			
2D43h			
2D44h			
2D45h			
2D46h	Automatic ACK Response Timing Adjustment Register	BBACKRTNTIMG	22h
2D47h			
2D48h			
2D49h			
2D4Ah			
2D4Bh			
2D4Ch			
2D4Dh			
2D4Eh			
2D4Fh			
2D50h			
2D51h			
2D52h			
2D53h			
2D54h			
2D55h			
2D56h			
2D57h			
2D58h	Verification Mode Set Register	BBEVAREG	00h
2D59h			
2D5Ah			
2D5Bh			
2D5Ch			
2D5Dh			
2D5Eh			
2D5Fh			
2D60h			
2D61h			
2D62h			
2D63h			
2D64h			
2D65h			
2D66h			
2D67h			
2D68h			
2D69h			
2D6Ah			
2D6Bh			
2D6Ch			
2D6Dh			
2D6Eh			
2D6Fh			
2D70h			
2D71h			
2D72h			
2D73h			
2D74h			
2D75h			
2D76h	IDLE Wait Set Register	BBIDELWAIT	01h
2D77h			
2D78h			
2D79h			
2D7Ah	ANTSW Output Timing Set Register	BBANTSWTIMG	72h
2D7Bh			
2D7Ch	RF Initial Set Register	BBRFINI	XXh
2D7Dh			XXh
2D7Eh			
2D7Fh			
2D80h			
2D81h			
2D82h	ANTSW Control Register	BBANTSWCON	00h
2D83h			
2D84h			
2D85h			
2D86h			
2D87h			
2D88h			
2D89h			
2D8Ah			
2D8Bh			
2D8Ch			
2D8Dh			
2D8Eh			
2D8Fh			
2D90h			
2D91h			
2D92h			
2D93h			
2D94h			
2D95h			
2D96h			
2D97h			
2D98h			
2D99h			
2D9Ah			
2D9Bh			
2D9Ch			
2D9Dh			
2D9Eh			
2D9Fh			
2DA0h			
2DA1h			
2DA2h			
2DA3h			
2DA4h			
2DA5h			
2DA6h			
2DA7h			
2DA8h			
2DA9h			
2DAAh			
2DABh			
2DACH			
2DADh			
2DAEh			
2DAFh			
2DB0h			
2DB1h			
2DB2h			
2DB3h			
2DB4h			
2DB5h			
2DB6h			
2DB7h			
2DB8h			
2DB9h			
2DBAh			
2DBBh			
2DBCh			
2DBDh			
2DBEh			
2DBFh			
2DC0h			
2DC1h			
2DC2h			
2DC3h			
2DC4h			
2DC5h			
2DC6h			
2DC7h			
2DC8h			
2DC9h			
2DCAh			
2DCBh			
2DCC			
2DCDh			
2DCEh			
2DCFh			
2DD0h			
2DD1h			
2DD2h			
2DD3h			
2DD4h			
2DD5h			
2DD6h			
2DD7h			
2DD8h			
2DD9h			
2DDAh			
2DDBh			
2DDCh			
2DDDh			
2DDEh			
2DDFh			
2DE0h			
2DE1h			
2DE2h			
2DE3h			
2DE4h			
2DE5h			
2DE6h			
2DE7h			
2DE8h			
2DE9h			
2DEAh			
2DEBh			
2DECh			
2DEDh			
2DEEh			
2DEFh			
2DF0h			
2DF1h			
2DF2h			
2DF3h			
2DF4h			
2DF5h			
2DF6h			
2DF7h			
2DF8h			
2DF9h			
2DFAh			
2DFBh			
2DFCh			
2DFDh			
2DFEh			
2DFFh			
2E00h	Transmit RAM	TRANSMIT_RAM_START	
2E01h	Transmit RAM		
2E02h	Transmit RAM		
2E03h	Transmit RAM		
2E04h	Transmit RAM		
2E05h	Transmit RAM		
2E06h	Transmit RAM		
2E07h	Transmit RAM		
2E08h	Transmit RAM		
2E09h	Transmit RAM		
2E0Ah	Transmit RAM		
2E0Bh	Transmit RAM		
2E0Ch	Transmit RAM		
2E0Dh	Transmit RAM		
2E0Eh	Transmit RAM		
2E0Fh	Transmit RAM		
2E10h	Transmit RAM		
2E11h	Transmit RAM		
2E12h	Transmit RAM		
2E13h	Transmit RAM		
2E14h	Transmit RAM		
2E15h	Transmit RAM		
2E16h	Transmit RAM		
2E17h	Transmit RAM		
2E18h	Transmit RAM		
2E19h	Transmit RAM		
2E1Ah	Transmit RAM		
2E1Bh	Transmit RAM		
2E1Ch	Transmit RAM		
2E1Dh	Transmit RAM		
2E1Eh	Transmit RAM		
2E1Fh	Transmit RAM		
2E20h	Transmit RAM		
2E21h	Transmit RAM		
2E22h	Transmit RAM		
2E23h	Transmit RAM		
2E24h	Transmit RAM		
2E25h	Transmit RAM		
2E26h	Transmit RAM		
2E27h	Transmit RAM		
2E28h	Transmit RAM		
2E29h	Transmit RAM		
2E2Ah	Transmit RAM		
2E2Bh	Transmit RAM		
2E2Ch	Transmit RAM		
2E2Dh	Transmit RAM		
2E2Eh	Transmit RAM		
2E2Fh	Transmit RAM		
2E30h	Transmit RAM		
2E31h	Transmit RAM		
2E32h	Transmit RAM		
2E33h	Transmit RAM		
2E34h	Transmit RAM		
2E35h	Transmit RAM		
2E36h	Transmit RAM		
2E37h	Transmit RAM		
2E38h	Transmit RAM		
2E39h	Transmit RAM		
2E3Ah	Transmit RAM		
2E3Bh	Transmit RAM		
2E3Ch	Transmit RAM		
2E3Dh	Transmit RAM		
2E3Eh	Transmit RAM		
2E3Fh	Transmit RAM		
2E40h	Transmit RAM		
2E41h	Transmit RAM		
2E42h	Transmit RAM		
2E43h	Transmit RAM		
2E44h	Transmit RAM		
2E45h	Transmit RAM		
2E46h	Transmit RAM		
2E47h	Transmit RAM		
2E48h	Transmit RAM		
2E49h	Transmit RAM		
2E4Ah	Transmit RAM		
2E4Bh	Transmit RAM		
2E4Ch	Transmit RAM		
2E4Dh	Transmit RAM		
2E4Eh	Transmit RAM		
2E4Fh	Transmit RAM		
2E50h	Transmit RAM		
2E51h	Transmit RAM		
2E52h	Transmit RAM		
2E53h	Transmit RAM		
2E54h	Transmit RAM		
2E55h	Transmit RAM		
2E56h	Transmit RAM		
2E57h	Transmit RAM		
2E58h	Transmit RAM		
2E59h	Transmit RAM		
2E5Ah	Transmit RAM		
2E5Bh	Transmit RAM		
2E5Ch	Transmit RAM		
2E5Dh	Transmit RAM		
2E5Eh	Transmit RAM		
2E5Fh	Transmit RAM		
2E60h	Transmit RAM		
2E61h	Transmit RAM		
2E62h	Transmit RAM		
2E63h	Transmit RAM		
2E64h	Transmit RAM		
2E65h	Transmit RAM		
2E66h	Transmit RAM		
2E67h	Transmit RAM		
2E68h	Transmit RAM		
2E69h	Transmit RAM		
2E6Ah	Transmit RAM		
2E6Bh	Transmit RAM		
2E6Ch	Transmit RAM		
2E6Dh	Transmit RAM		
2E6Eh	Transmit RAM		
2E6Fh	Transmit RAM		
2E70h	Transmit RAM		
2E71h	Transmit RAM		
2E72h	Transmit RAM		
2E73h	Transmit RAM		
2E74h	Transmit RAM		
2E75h	Transmit RAM		
2E76h	Transmit RAM		
2E77h	Transmit RAM		
2E78h	Transmit RAM		
2E79h	Transmit RAM		
2E7Ah	Transmit RAM		
2E7Bh	Transmit RAM		
2E7Ch	Transmit RAM		
2E7Dh	Transmit RAM		
2E7Eh	Transmit RAM		
2E7Fh	Transmit RAM		
2E80h	Transmit RAM		
2E81h	Transmit RAM		
2E82h	Transmit RAM		
2E83h	Transmit RAM		
2E84h	Transmit RAM		
2E85h	Transmit RAM		
2E86h	Transmit RAM		
2E87h	Transmit RAM		
2E88h	Transmit RAM		
2E89h	Transmit RAM		
2E8Ah	Transmit RAM		
2E8Bh	Transmit RAM		
2E8Ch	Transmit RAM		
2E8Dh	Transmit RAM		
2E8Eh	Transmit RAM		
2E8Fh	Transmit RAM		
2E90h	Transmit RAM		
2E91h	Transmit RAM		
2E92h	Transmit RAM		
2E93h	Transmit RAM		
2E94h	Transmit RAM		
2E95h	Transmit RAM		
2E96h	Transmit RAM		
2E97h	Transmit RAM		
2E98h	Transmit RAM		
2E99h	Transmit RAM		
2E9Ah	Transmit RAM		
2E9Bh	Transmit RAM		
2E9Ch	Transmit RAM		
2E9Dh	Transmit RAM		
2E9Eh	Transmit RAM		
2E9Fh	Transmit RAM		
2EA0h	Transmit RAM		
2EA1h	Transmit RAM		
2EA2h	Transmit RAM		
2EA3h	Transmit RAM		
2EA4h	Transmit RAM		
2EA5h	Transmit RAM		
2EA6h	Transmit RAM		
2EA7h	Transmit RAM		
2EA8h	Transmit RAM		
2EA9h	Transmit RAM		
2EAAh	Transmit RAM		
2EABh	Transmit RAM		
2EACH	Transmit RAM		
2EADh	Transmit RAM		
2EAEh	Transmit RAM		
2EAFh	Transmit RAM		
2EB0h	Transmit RAM		
2EB1h	Transmit RAM		
2EB2h	Transmit RAM		
2EB3h	Transmit RAM		
2EB4h	Transmit RAM		
2EB5h	Transmit RAM		
2EB6h	Transmit RAM		
2EB7h	Transmit RAM		
2EB8h	Transmit RAM		
2EB9h	Transmit RAM		
2EBAh	Transmit RAM		
2EBBh	Transmit RAM		
2EBCh	Transmit RAM		
2EBDh	Transmit RAM		
2EBEh	Transmit RAM		
2EBFh	Transmit RAM		
2EC0h	Transmit RAM		
2EC1h	Transmit RAM		
2EC2h	Transmit RAM		

Table 4.12 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
FFDFh	ID1		(Note 2)
FFE3h	ID2		(Note 2)
FFEBh	ID3		(Note 2)
FFEFh	ID4		(Note 2)
FFF3h	ID5		(Note 2)
FFF7h	ID6		(Note 2)
FFFBh	ID7		(Note 2)
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
At shipment, the option function select area is set to FFh. It is set to the written value after written by the user.
2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.
At shipment, the ID code areas are set to FFh. They are set to the written value after written by the user.

Table 5.4 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	—	—	times
—	Byte program time (program/erase endurance ≤ 1,000 times)		—	160	1500	μs
—	Byte program time (program/erase endurance > 1,000 times)		—	300	1500	μs
—	Block erase time (program/erase endurance ≤ 1,000 times)		—	0.2	1	s
—	Block erase time (program/erase endurance > 1,000 times)		—	0.3	1	s
t _d (SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	μs
—	Time from suspend until erase restart		—	—	30 + CPU clock × 1 cycle	μs
t _d (CMDRST-READY)	Time from when command is forcibly stopped until reading is enabled		—	—	30 + CPU clock × 1 cycle	μs
—	Program, erase voltage	CPU rewrite mode	1.8	—	3.6	V
		Standard serial I/O mode	2.7	—	3.6	
		Parallel I/O mode	2.7	—	3.6	
—	Read voltage		1.8	—	3.6	V
—	Program, erase temperature	CPU rewrite mode	−20	—	85	°C
		Standard serial I/O mode	0	—	60	
		Parallel I/O mode	0	—	60	
—	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	—	—	year

Notes:

1. V_{CC} = 1.8 to 3.6 V and T_{opr} = −20°C to 85°C, unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 Power-on Reset Circuit (2)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t_{rth}	External power Vcc rise gradient	(1)	0	—	50,000	mV/msec

Notes:

1. The measurement condition is $T_{opr} = -20^{\circ}\text{C}$ to 85°C , unless otherwise specified.
2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.


**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**

Table 5.8 System Clock Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		100	125	150	kHz
—	Oscillation stability time		—	30	100	μs

Note:

1. $V_{CC} = 1.8 \text{ V}$ to 3.6 V and $T_{opr} = -20^{\circ}\text{C}$ to 85°C , unless otherwise specified.

Table 5.9 Watchdog Timer Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-WDT	Low-speed on-chip oscillator frequency		60	125	250	kHz
—	Oscillation stability time		—	30	100	μs

Note:

1. $V_{CC} = 1.8 \text{ V}$ to 3.6 V and $T_{opr} = -20^{\circ}\text{C}$ to 85°C , unless otherwise specified.

Table 5.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t _{d(P-R)}	Time for internal power supply stabilization during power-on (2)		—	—	2,000	μs

Notes:

1. The measurement condition is $V_{CC} = 1.8$ to 3.6 V and $T_{opr} = 25^{\circ}\text{C}$.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.11 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
t _{SUCYC}	SSCK clock cycle time			4	—	—	t _{CYC} (2)
t _{HI}	SSCK clock "H" width			0.4	—	0.6	t _{SUCYC}
t _{LO}	SSCK clock "L" width			0.4	—	0.6	t _{SUCYC}
t _{RISE}	SSCK clock rising time	Master		—	—	1	t _{CYC} (2)
		Slave		—	—	1	μs
t _{FALL}	SSCK clock falling time	Master		—	—	1	t _{CYC} (2)
		Slave		—	—	1	μs
t _{SU}	SSO, SSI data input setup time			100	—	—	ns
t _H	SSO, SSI data input hold time			1	—	—	t _{CYC} (2)
t _{LEAD}	SCS setup time	Slave		1t _{CYC} + 50	—	—	ns
t _{LAG}	SCS hold time	Slave		1t _{CYC} + 50	—	—	ns
t _{OD}	SSO, SSI data output delay time			—	—	1.5	t _{CYC} (2)
t _{SA}	SSI slave access time		2.7 V ≤ V _{CC} ≤ 3.6 V	—	—	1.5t _{CYC} + 100	ns
			1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5t _{CYC} + 200	ns
t _{OR}	SSI slave out open time		2.7 V ≤ V _{CC} ≤ 3.6 V	—	—	1.5t _{CYC} + 100	ns
			1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5t _{CYC} + 200	ns

Notes:

1. $V_{CC} = 1.8 \text{ V}$ to 3.6 V and $T_{opr} = -20^{\circ}\text{C}$ to 85°C , unless otherwise specified.
2. $1t_{CYC} = 1/f_1(\text{s})$

Table 5.14 Electrical Characteristics (2) [2.7 V ≤ V_{CC} ≤ 3.6 V]

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V _{OH}	Output "H" voltage	P0_4, P1, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity High	I _{OH} = -5 mA	V _{CC} - 0.5	—	V _{CC}	V
			Drive capacity Low	I _{OH} = -1 mA	V _{CC} - 0.5	—	V _{CC}	V
V _{OL}	Output "L" voltage	P0_4, P1, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity High	I _{OL} = 5 mA	—	—	0.5	V
			Drive capacity Low	I _{OL} = 1 mA	—	—	0.5	V
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, KI4, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOA, TRCIOC, TRCIOD, TRCTR, TRCCLK, RXD0, CLK0, SSI, SCL, SDA, SSO	V _{CC} = 3.0 V		0.1	0.4	—	V
		RESET	V _{CC} = 3.0 V		0.1	0.5	—	V
I _{IH}	Input "H" current		V _I = 3 V, V _{CC} = 3.0 V		—	—	4.0	μA
I _{IL}	Input "L" current		V _I = 0 V, V _{CC} = 3.0 V		—	—	-4.0	μA
R _{PULLUP}	Pull-up resistance		V _I = 0 V, V _{CC} = 3.0 V		42	84	168	kΩ
R _{FXIN}	Feedback resistance	XIN			—	0.3	—	MΩ
R _{FXCIN}	Feedback resistance	XCIN			—	8	—	MΩ
V _{RAM}	RAM hold voltage		During stop mode		1.8	—	3.6	V

Note:

1. 2.7 V ≤ V_{CC} ≤ 3.6 V, T_{opr} = -20°C to 85°C, and f(XIN) = 16 MHz, unless otherwise specified.

Timing requirements ($V_{CC} = 3\text{ V}$, $T_{opr} = -20^{\circ}\text{C}$ to 85°C , unless otherwise specified)

Table 5.15 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(\text{TRAIO})}$	TRAIO input cycle time	300	—	ns
$t_{WH(\text{TRAIO})}$	TRAIO input "H" width	120	—	ns
$t_{WL(\text{TRAIO})}$	TRAIO input "L" width	120	—	ns




Figure 5.8 TRAIO Input Timing Diagram when $V_{CC} = 3\text{ V}$

Table 5.16 Serial Interface

Symbol	Parameter		Standard		Unit
			Min.	Max.	
$t_{c(\text{CK})}$	CLK0 input cycle time	When an external clock is selected	300	—	ns
$t_{W(\text{CKH})}$	CLK0 input "H" width		150	—	ns
$t_{W(\text{CKL})}$	CLK0 input "L" width		150	—	ns
$t_{d(\text{C-Q})}$	TXD0 output delay time		—	120	ns
$t_{h(\text{C-Q})}$	TXD0 hold time	When an internal clock is selected	0	—	ns
$t_{su(\text{D-C})}$	RXD0 input setup time		30	—	ns
$t_{h(\text{C-D})}$	RXD0 input hold time		90	—	ns
$t_{h(\text{C-Q})}$	TXD0 output delay time		—	30	ns
$t_{su(\text{D-C})}$	RXD0 input setup time		120	—	ns
$t_{h(\text{C-D})}$	RXD0 input hold time		90	—	ns





Figure 5.9 Serial Interface Timing Diagram when $V_{CC} = 3\text{ V}$

Table 5.21 External Interrupt $\overline{\text{INTi}}$ ($i = 0, 1, 3$) Input, Key Input Interrupt $\overline{\text{Kli}}$ ($i = 0$ to 7)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(\text{INH})}$	$\overline{\text{INTi}}$ input "H" width, $\overline{\text{Kli}}$ input "H" width	1000 (1)	—	ns
$t_{W(\text{INL})}$	$\overline{\text{INTi}}$ input "L" width, $\overline{\text{Kli}}$ input "L" width	1000 (2)	—	ns


Notes:

1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.

**Figure 5.13** Input Timing Diagram for External Interrupt $\overline{\text{INTi}}$ and Key Input Interrupt $\overline{\text{Kli}}$ when $V_{CC} = 2.15 \text{ V}$

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.



REVISION HISTORY	R8C/3MQ Group Datasheet
------------------	-------------------------

Rev.	Date	Description	
		Page	Summary
0.10	Nov 19, 2010	—	First Edition issued
1.00	Aug 11, 2011	All pages	“Preliminary”, “Under development” deleted
		4	Table 1.2 revised, Note 1 added
		5	Table 1.3 “(D): Under development”, (P): Under planning” deleted
		6	Figure 1.2 revised
		7	Figure 1.3 revised
		9, 10	Table 1.5, Table 1.6 revised
		12	2.4 revised
		14	3.1 revised
		16, 17	Table 4.2, Table 4.3 revised
		19	Table 4.5 Note 2 added
		20	Table 4.6 revised
		24, 25	Table 4.10, Table 4.11 revised
		32	Table 5.6 revised
		39	Table 5.13 revised
		46	Table 5.22, Table 5.23 revised, Table 5.22 Note 1 added
2.00	Jun 29, 2012	2	Table 1.1 “Voltage detection” revised, Table 1.2 “2.2 V” → “2.15 V”
		3, 4	Tables 1.2 and 1.3 “2.2 V” → “2.15 V”
		5	Table 1.4 and Figure 1.1 revised
		6	Figure 1.2 revised
		14	Figure 3.1 revised
		28	Table 5.2 “2.2 V” → “2.15 V”
		32	Table 5.5 revised, Note 4 added
		39	Table 5.13 “2.2 V” → “2.15 V”
		43	Table 5.18 “2.2 V” → “2.15 V”
		44, 45	Timing requirements, Figures 5.11 to 5.13, titles “2.2 V” → “2.15 V”
		46	Table 5.23 revised

All trademarks and registered trademarks are the property of their respective owners.