

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | R8C  |
| Core Size                  | 16-Bit   |
| Speed                      | 16MHz  |
| Connectivity               | I <sup>2</sup> C, SIO, SSU, UART/USART   |
| Peripherals                | POR, PWM, Voltage Detect, WDT  |
| Number of I/O              | 18   |
| Program Memory Size        | 48KB (48K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 4K x 8   |
| RAM Size                   | 4K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V  |
| Data Converters            | -  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -20°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 40-WFQFN Exposed Pad   |
| Supplier Device Package    | 40-HWQFN (6x6)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213m7qnnp-u0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/3MQ Group 1. Overview

Table 1.2 Specifications for R8C/3MQ Group (2)

| Item                           | Function                       | Specification   |  |  |
|--------------------------------|--------------------------------|---|--|--|
| Serial Interfac                | e (UART0)                      | Shared with clock synchronous serial I/O mode and clock asynchronous serial I/O   |  |  |
| Synchronous Communication      |                                | 1 (shared with I <sup>2</sup> C bus)  |  |  |
| I <sup>2</sup> C bus           |                                | 1 (shared with SSU)   |  |  |
| RF                             | RF frequency                   | 2405 MHz to 2480 MHz  |  |  |
|                                | Reception sensitivity          | -95 dBm   |  |  |
|                                | Transmission output level      | 0 dBm   |  |  |
| Baseband                       |                                | <ul> <li>127-byte transmit RAM, 127-byte receive RAM x 2</li> <li>Automatic ACK response function</li> <li>26-bit timer: Compare function in 3 channels</li> </ul>  |  |  |
| Encryption                     | AES                            | AES Encryption/Decryption (Key length 128bits)  |  |  |
| Flash Memory                   |                                | <ul> <li>Programming and erasure voltage: VCC = 1.8 to 3.6 V (in CPU rewrite mode.)</li> <li>Programming and erasure endurance: 10,000 times (data flash)</li></ul> |  |  |
| Operating Fre<br>Supply Voltag | quency/<br>ge (in single mode) | f(BCLK) = 16 MHz, VCC = 2.7 to 3.6 V)<br>f(BCLK) = 8 MHz (VCC = 2.15 to 3.6V)<br>f(BCLK) = 4 MHz, VCC = 1.8 to 3.6 V)<br>Note: f(XIN) = fixed at 16 MHz             |  |  |

R8C/3MQ Group 1. Overview

# 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of a relocatable interrupt vector table.

# 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

# 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

## 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.11 list the special function registers. Table 4.12 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (0000h to 002Fh) (1)

| OSC  | After Reset         |
|--|---------------------|
| 0002h   0003h   00004h   Processor Mode Register 0   PM0   00h   0005h   Processor Mode Register 1   PM1   00h   0006h   System Clock Control Register 0   CM0   00101   0007h   System Clock Control Register 1   CM1   00101   0008h   Module Standby Control Register   MSTCR   00h   0009h   System Clock Control Register   PRCR   00h   0009h   System Clock Control Register   PRCR   00h   0009h   System Clock Control Register   PRCR   00h   0009h   Protect Register   PRCR   00h   00009h   Protect Register   PRCR   00h   000000   Protect Register   PRCR   00h   000000   O00000   O000000   O000000   O000000   O000000   O0000000   O00000000   |                     |
| 0003h   0004h   0004h   0004h   0004h   0004h   0005h   0005 |                     |
| 0004h         Processor Mode Register 0         PM0         00h           0005h         Processor Mode Register 1         PM1         00h           0006h         System Clock Control Register 0         CM0         00101           0007h         System Clock Control Register 1         CM1         00101           0008h         Module Standby Control Register         MSTCR         00h           0009h         System Clock Control Register 3         CM3         00h           0000h         System Clock Control Register 9         PCR         00h           0000h         Protect Register         PRCR         00h           000Ch         Oscillation Stop Detection Register         OCD         00000           000Dh         Watchdog Timer Reset Register         WDTR         XXh           000Fh         Watchdog Timer Start Register         WDTC         00111           0010h         O014h         WDTC         00111           0012h         0014h         WDTC         00111           0014h         0016h         CSPR         00h           0017h         0018h         0019h         0019h         0019h           001Ah         001Bh         001Bh         001Bh         001Bh         <   |                     |
| O005h  |                     |
| 0005h         Processor Mode Register 1         PM1         00h           0006h         System Clock Control Register 0         CM0         00101           0007h         System Clock Control Register 1         CM1         00101           0008h         Module Standby Control Register 3         CM3         00h           000Ah         Protect Register 9         CM3         00h           000Bh         Reset Source Determination Register 9         OCD         0000           000Ch         Oscillation Stop Detection Register 9         OCD         0000           000Dh         Watchdog Timer Reset Register 9         WDTR         XXh           000Fh         Watchdog Timer Start Register 9         WDTS         XXh           001h         Watchdog Timer Control Register 9         WDTC         00111           0011h         0010h         0012h         00111           0012h         0013h         0014h         0014h           0014h         0015h         0016h         0017h           0018h         0019h         0018h         0018h           001Bh         0016h         0016h         0016h           001Bh         0016h         0016h         0016h           001Bh         <   |                     |
| 0007h         System Clock Control Register 1         CM1         00101           0008h         Module Standby Control Register 3         CM3         00h           0009h         System Clock Control Register 3         CM3         00h           000Ah         Protect Register         PRCR         00h           000Bh         Reset Source Determination Register         STFR         0XXX           000Ch         Oscillation Stop Detection Register         OCD         00000           000Dh         Watchdog Timer Reset Register         WDTR         XXh           000Eh         Watchdog Timer Start Register         WDTC         00111           0010h         Watchdog Timer Control Register         WDTC         00111           0010h         WDTC         00111         0014h           0012h         0013h         0014h         0014h           0014h         0015h         0016h         0016h           0018h         0019h         0018h         0018h           001Bh         001Bh         001Bh         001Bh           001Ch         Count Source Protection Mode Register         CSPR         00h           001Eh         0020h         0020h         0020h         0020h   |                     |
| 0008h         Module Standby Control Register         MSTCR         00h           0009h         System Clock Control Register 3         CM3         00h           000Ah         Protect Register         PRCR         00h           000Bh         Reset Source Determination Register         RSTFR         0XXXX           000Ch         Oscillation Stop Detection Register         OCD         00000           000Dh         Watchdog Timer Start Register         WDTR         XXh           000Fh         Watchdog Timer Start Register         WDTC         00111           0010h         Watchdog Timer Control Register         WDTC         00111           0011h         0012h         0012h         0014h           0012h         0014h         0018h         0014h           0015h         0016h         0016h         0016h           0018h         0019h         0018h         0018h           001Ah         001Bh         001Bh         001Bh           001Bh         001Ch         Count Source Protection Mode Register         CSPR         00h           001Eh         001Ph         0020h         0020h         0020h           0022h         0023h         0024h         0026h         0026h  |                     |
| 0009h         System Clock Control Register         CM3         00h           000Ah         Protect Register         PRCR         00h           000Bh         Reset Source Determination Register         RSTFR         0XXXX           000Ch         Oscillation Stop Detection Register         OCD         00000           000Dh         Watchdog Timer Reset Register         WDTR         XXh           000Eh         Watchdog Timer Start Register         WDTC         00111           0010h         Watchdog Timer Control Register         WDTC         00111           0010h         Watchdog Timer Control Register         WDTC         00111           0012h         WDTC         00111         00111           0012h         WDTC         00111         0012h         0012h           0015h         WDTC         0012h   | )00b                |
| 000Ah         Protect Register         PRCR         00h           000Bh         Reset Source Determination Register         OCD         00x0           000Ch         Oscillation Stop Detection Register         OCD         00000           000Dh         Watchdog Timer Reset Register         WDTR         XXh           000Eh         Watchdog Timer Start Register         WDTC         00111           0010h         WDTC         00111           0011h         0012h         0012h           0012h         0013h         0014h           0015h         0016h         0016h           0017h         0018h         0018h           0018h         0018h         0018h           0019h         0010h         0010h           001Dh         001Ch         Count Source Protection Mode Register         CSPR         00h           001Dh         001Eh         0020h         0020h         0020h           0021h         0022h         0023h         0024h         0025h           0025h         0026h         0026h         0026h   |                     |
| 000Bh         Reset Source Determination Register         RSTFR         0XXXX           000Ch         Oscillation Stop Detection Register         WDTR         XXh           000Eh         Watchdog Timer Reset Register         WDTS         XXh           000Fh         Watchdog Timer Start Register         WDTC         00111           0010h         WDTC         00111           0011h         WDTC         00111           0012h         WDTC         00111           0013h         WDTC         00111           0014h         WDTC         0011           0015h         WDTC         0011           0016h         WDTC         0011           0018h         WDTC         0014           0018h         WDTC         VDTC           0018h         WDTC         VDTC           0018h   |                     |
| 000Ch         Oscillation Stop Detection Register         OCD         00000           000Dh         Watchdog Timer Reset Register         WDTR         XXh           000Eh         Watchdog Timer Start Register         WDTC         00111           001Dh         Watchdog Timer Control Register         WDTC         00111           0011h         0012h         0012h         0012h           0013h         0014h         0018h         0018h           0017h         0018h         0019h         0010h           001Ah         001Bh         0010h         0010h           001Ch         Count Source Protection Mode Register         CSPR         00h           001Eh         001Fh         0020h         0020h           0021h         0022h         0023h         0024h           0025h         0026h         0026h         0026h  |                     |
| 000Ch         Oscillation Stop Detection Register         OCD         00000           000Dh         Watchdog Timer Reset Register         WDTR         XXh           000Eh         Watchdog Timer Start Register         WDTC         00111           001Dh         Watchdog Timer Control Register         WDTC         00111           0011h         0012h         0012h         0012h           0013h         0014h         0018h         0018h           0017h         0018h         0019h         0010h           001Ah         001Bh         0010h         0010h           001Ch         Count Source Protection Mode Register         CSPR         00h           001Eh         001Fh         0020h         0020h           0021h         0022h         0023h         0024h           0025h         0026h         0026h         0026h  | (XXXb (2)           |
| 000Dh         Watchdog Timer Reset Register         WDTR         XXh           000Eh         Watchdog Timer Start Register         WDTC         00111           001Dh         Watchdog Timer Control Register         WDTC         00111           0011h         0012h         0013h         0013h           0012h         0014h         0016h         0016h         0016h           0017h         0018h         0019h         0010h         0010h         0018h         0010h   | 00b                 |
| 000Fh         Watchdog Timer Control Register         WDTC         00111           0010h         0011h         0012h           0012h         0013h         0014h           0015h         0016h         0017h           0018h         0019h         0019h           001Ah         001Bh         001Ch           Count Source Protection Mode Register         CSPR         00h           001Dh         001Fh         000Fh           001Fh         0020h         0021h           0022h         0023h         0024h           0026h         0026h         0026h  |                     |
| 0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch Count Source Protection Mode Register  CSPR 00h 10000 001Dh 001Eh 001Eh 001Fh 0020h 0020h 0021h 0022h 0023h 0024h 0025h 0026h  |                     |
| 0010h   0011h   0012h   0013h   0014h   0015h   0016h   0017h   0018h   0019h   0019h   0010h   0010 | 11b                 |
| 0012h         0013h           0014h            0015h            0016h            0017h            0018h            0019h            001Bh            001Ch         Count Source Protection Mode Register         CSPR            001Dh             001Eh             002h             002h         <  |                     |
| 0013h   0014h   0015h   0016h   0017h   0018h   0019h   0018h   0010h   001Ch   Count Source Protection Mode Register   CSPR   00h   10000   001Fh   0020h   0021h   0022h   0023h   0024h   0025h   0026h   |                     |
| 0014h   0015h   0016h     0017h     0018h   0019h     0018h     0018h     0018h     0018h     0018h     0016h     0020h     0021h     0022h   0023h   0024h   0025h   0026h   0026 |                     |
| 0015h         0016h           0017h         0018h           0019h         001Ah           001Bh         001Bh           001Ch         Count Source Protection Mode Register         CSPR         00h           001Dh         001Eh         001Fh           0020h         0021h         0022h           0023h         0024h         0025h           0026h         0026h         0026h   |                     |
| 0016h         0017h           0018h         0019h           001Ah         001Bh           001Ch         Count Source Protection Mode Register         CSPR         00h           001Dh         001Eh         001Fh           0020h         0021h         0022h           0023h         0024h         0025h           0026h         0026h         0026h   |                     |
| 0017h         0018h           0019h         001Ah           001Bh         001Bh           001Ch         Count Source Protection Mode Register         CSPR         00h           001Dh         001Eh         001Fh           0020h         0021h         0022h           0023h         0024h         0025h           0026h         0026h         0026h   |                     |
| 0018h         0019h           001Ah         001Bh           001Ch         Count Source Protection Mode Register         CSPR         00h           001Dh         001Eh         001Fh           002h         0021h         0022h           0023h         0024h         0025h           0026h         0026h         0026h  |                     |
| 0019h         001Ah           001Bh         Count Source Protection Mode Register           001Ch         Count Source Protection Mode Register           001Dh         001Eh           001Fh         0020h           0021h         0021h           0022h         0023h           0024h         0025h           0026h         0026h  |                     |
| 001Ah         001Bh           001Ch         Count Source Protection Mode Register         CSPR         00h           001Dh         001Eh         001Fh         0000h           0020h         0021h         0022h           0023h         0024h         0025h           0026h         0026h         0026h   |                     |
| 001Bh         Count Source Protection Mode Register         CSPR         00h           001Dh         001Eh         001Fh           001Fh         0020h         001Fh           0021h         0022h         0023h           0024h         0025h         0026h   |                     |
| 001Ch         Count Source Protection Mode Register         CSPR         00h 10000           001Dh         001Eh         001Fh           0020h         0021h         0022h           0023h         0024h         0025h           0025h         0026h         0026h   |                     |
| 10000<br>  001Dh   |                     |
| 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h  | 000b <sup>(3)</sup> |
| 001Fh 0020h 0021h 0022h 0023h 0024h 0025h 0026h  |                     |
| 0020h 0021h 0022h 0023h 0024h 0025h  |                     |
| 0021h 0022h 0023h 0024h 0025h 0026h  |                     |
| 0022h 0023h 0024h 0025h 0026h  |                     |
| 0023h<br>0024h<br>0025h<br>0026h   |                     |
| 0024h<br>0025h<br>0026h  |                     |
| 0025h<br>0026h   |                     |
| 0026h  |                     |
|  |                     |
|  |                     |
| 0027h  |                     |
| 0028h Clock Prescaler Reset Flag CPSRF 00h   |                     |
| 0029h  |                     |
| 002Ah  |                     |
| 002Bh  |                     |
| 002Ch  |                     |
| 002Dh  |                     |
| 002Eh  |                     |
| 002Fh  |                     |

### X: Undefined

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- 3. The CSPROINI bit in the OFS register is set to 0.

Table 4.4 SFR Information (4) (00B0h to 011Fh) (1)

| Address        | Register  | Symbol           | After Reset      |
|----------------|---|------------------|------------------|
| 00B0h          |   |                  |                  |
| :<br>00DFh     | T   |                  |                  |
| 00DFh          |   |                  |                  |
| 00E0h          | Port P0 Register  | P0               | XXh              |
| 00E1h          | Port P1 Register  | P1               | XXh              |
| 00E2h          | Port P0 Direction Register  | PD0              | 00h              |
| 00E3h<br>00E4h | Port P1 Direction Register  | PD1              | 00h              |
| 00E5h          | Port P3 Register  | P3               | XXh              |
| 00E6h          |   | . •              | 1                |
| 00E7h          | Port P3 Direction Register  | PD3              | 00h              |
| 00E8h          | Port P4 Register  | P4               | XXh              |
| 00E9h          | Don't DA Dissortion Devictor                                      | DD4              | 001-             |
| 00EAh<br>00EBh | Port P4 Direction Register  | PD4              | 00h              |
| 00ECh          |   |                  |                  |
| 00EDh          |   |                  |                  |
| 00EEh          |   |                  |                  |
| 00EFh          |   |                  |                  |
| 00F0h<br>00F1h |   |                  |                  |
| 00F1h          |   |                  |                  |
| 00F3h          |   |                  |                  |
| 00F4h          |   |                  |                  |
| 00F5h          |   |                  |                  |
| 00F6h          |   |                  |                  |
| 00F7h<br>00F8h |   |                  |                  |
| 00F8h          |   |                  |                  |
| 00FAh          |   |                  |                  |
| 00FBh          |   |                  |                  |
| 00FCh          |   |                  |                  |
| 00FDh          |   |                  |                  |
| 00FEh          |   |                  |                  |
| 00FFh<br>0100h | Timer RA Control Register   | TRACR            | 00h              |
| 0100h          | Timer RA I/O Control Register                                     | TRAIOC           | 00h              |
| 0102h          | Timer RA Mode Register  | TRAMR            | 00h              |
| 0103h          | Timer RA Prescaler Register                                       | TRAPRE           | FFh              |
| 0104h          | Timer RA Register   | TRA              | FFh              |
| 0105h          |   |                  |                  |
| 0106h<br>0107h |   |                  |                  |
| 0107h          | Timer RB Control Register   | TRBCR            | 00h              |
| 0109h          | Timer RB One-Shot Control Register                                | TRBOCR           | 00h              |
| 010Ah          | Timer RB I/O Control Register                                     | TRBIOC           | 00h              |
| 010Bh          | Timer RB Mode Register  | TRBMR            | 00h              |
| 010Ch          | Timer RB Prescaler Register                                       | TRBPRE           | FFh              |
| 010Dh          | Timer RB Secondary Register                                       | TRBSC            | FFh              |
| 010Eh          | Timer RB Primary Register   | TRBPR            | FFh              |
| 010Fh<br>0110h |   |                  |                  |
| 0111h          |   |                  |                  |
| 0112h          |   |                  |                  |
| 0113h          |   |                  |                  |
| 0114h          |   |                  |                  |
| 0115h<br>0116h |   |                  |                  |
| 0116h<br>0117h |   |                  |                  |
| 0118h          | Timer RE Second Data Register / Counter Data Register             | TRESEC           | 00h              |
| 0119h          | Timer RE Minute Data Register / Compare Data Register             | TREMIN           | 00h              |
| 011Ah          | Timer RE Hour Data Register                                       | TREHR            | 00h              |
| 011Bh          | Timer RE Day of Week Data Register                                | TREWK            | 00h              |
| 011Ch          | Timer RE Control Register 1                                       | TRECR1           | 00h              |
| 011Dh<br>011Eh | Timer RE Control Register 2 Timer RE Count Source Select Register | TRECR2<br>TRECSR | 00h<br>00001000b |
| 011Fh          | Times INE Count Cource Gelect (Neglote)                           | INLOON           | 000010000        |
| X: Undefined   | ı   | <u>l</u>         |                  |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

# 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol  |                               | Parameter  | Condition                                  | Rated Value       | Unit |
|---------|-------------------------------|--|--|-------------------|------|
| VCC     | Digital supply voltage        | •  |  | -0.3 to 3.8       | V    |
| VCCRF   | Analog supply voltage         | e  |  | -0.3 to 3.8       | V    |
| Vı      | Input voltage                 | RESET, MODE, P0_4, P1,<br>P3_0, P3_1, P3_3 to P3_5,<br>P3_7, P4_3 to P4_5                                |  | -0.3 to Vcc + 0.3 | V    |
| Vo      | Output voltage                | P0_4, P1, P3_0, P3_1, P3_3<br>to P3_5, P3_7, P4_3 to P4_5  |  | -0.3 to Vcc + 0.3 | V    |
| VRFIO   | RF I/O pins                   | RFIOP, RFION   |  | -0.3 to 2.1       | V    |
| VTESTIO | Test ports                    | IFRXTP, IFRXTN   |  | -0.3 to 2.1       | V    |
| VANAIN  | 1.5 V analog supply (input)   | VREG1, VREG2, VREG3,<br>VREG4  |  | -0.3 to 2.1       | V    |
| VANAOUT | 1.5 V analog supply (output)  | VREGOUT1, VREGOUT2,<br>VREGOUT3  |  | -0.3 to 2.1       | V    |
| VXINOUT | Main clock I/O                | XIN, XOUT  |  | -0.3 to 2.1       | V    |
| Pd      | Power dissipation             |  | $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$ | 300               | mW   |
| Topr    | Operating ambient temperature | (1) During MCU operation under the conditions other than (2) and (3) below.                              |  | -20 to 85         | °C   |
|         |                               | (2) During programming and erasing of the flash memory using a serial programmer or parallel programmer. |  | 0 to 60           |      |
|         |                               | (3) During on-chip debugging with the E8a emulator connected   |  | 10 to 35          |      |
| Tstg    | Storage temperature           | •  |  | -65 to 150        | °C   |

**Recommended Operating Conditions (1)** Table 5.2

|   | Darameter               |                 |                         |   | Standard              |          |        | Lloit    |      |
|---|-------------------------|-----------------|-------------------------|---|-----------------------|----------|--------|----------|------|
| Symbol  |                         | Р               | arameter                |   | Conditions            | Min.     | Тур.   | Max.     | Unit |
| VCC   | Digital supply voltage  | . ,             | ditions other           | eration under the<br>than (2) and (3)                           |                       | 1.8      | 3.3    | 3.6      | V    |
|   |                         | the f           | flash memor             | ming and erasing of<br>y using a serial<br>parallel programmer. |                       | 2.7      | _      | 3.6      |      |
|   |                         |                 | ng on-chip o            | debugging with the  |                       | 2.7      | _      | 3.6      |      |
| VCCRF   | Analog supply vo        |                 | Ciridiator CC           | micotod   |                       | 1.8      | 3.3    | 3.6      | V    |
| VSS/<br>VSS2/<br>VSSRF/<br>VSSRF1/<br>VSSRF2/<br>DIEGND | Supply voltage          | VSS1, \         | /SS2, VSSR<br>2, DIEGND | RF, VSSRF1,   |                       |          | 0      | -        | V    |
| VIH   | Input "H" voltage       | Other th        | nan CMOS ir             | nput  |                       | 0.8 Vcc  | _      | Vcc      | V    |
|   |                         | CMOS            | Inputlevel              | Input level selection:  | 2.7 V ≤ Vcc ≤ 3.6 V   | 0.55 Vcc |        | Vcc      | V    |
|   |                         | input           | switching               | 0.35 Vcc  | 1.8 V ≤ Vcc < 2.7 V   | 0.65 Vcc | _      | Vcc      | V    |
|   |                         |                 | function                | Input level selection:  | 2.7 V ≤ Vcc ≤ 3.6 V   | 0.7 Vcc  | _      | Vcc      | V    |
|   |                         |                 | (I/O port)              | 0.5 Vcc   | 1.8 V ≤ Vcc < 2.7 V   | 0.8 Vcc  | _      | Vcc      | V    |
|   |                         |                 |                         | Input level selection:  | 2.7 V ≤ Vcc ≤ 3.6 V   | 0.85 Vcc | _      | Vcc      | V    |
|   |                         |                 |                         | 0.7 Vcc   | 1.8 V ≤ Vcc < 2.7 V   | 0.85 Vcc | _      | Vcc      | V    |
| VIL   | Input "L" voltage       | Other th        | ian CMOS ir             | nout  |                       | 0        | _      | 0.2 Vcc  | V    |
| •   | put _ voltage           | CMOS            | Inputlevel              | .'  | 2.7 V ≤ Vcc ≤ 3.6 V   | 0        | _      | 0.2 Vcc  | V    |
|   |                         | input           | switching               | 0.35 Vcc  | 1.8 V ≤ Vcc < 2.7 V   | 0        | _      | 0.2 Vcc  | V    |
|   |                         | '               | function                | Input level selection:  | 2.7 V ≤ Vcc ≤ 3.6 V   | 0        |        | 0.2 VCC  | V    |
|   |                         |                 | (I/O port)              | 0.5 Vcc   | 1.8 V ≤ Vcc ≤ 3.0 V   | 0        |        | 0.3 VCC  | V    |
|   |                         |                 |                         | Input level selection:  | 2.7 V ≤ Vcc ≤ 3.6 V   | 0        |        | 0.2 VCC  | V    |
|   |                         |                 |                         | 0.7 Vcc   | 1.8 V ≤ Vcc ≤ 3.6 V   | 0        |        | 0.45 VCC | V    |
| IOH(sum)  | Peak sum output current | <u> </u><br>"H" | Sum of all              | pins IOH(peak)  | 1.0 V \( \sqrt{2.1 V} | _        | _      | -160     | mA   |
| IOH(sum)  | Average sum out current | put "H"         | Sum of all              | pins IOH(avg)   |                       | _        | _      | -80      | mA   |
| IOH(peak)   | Peak output "H" o       | urrent          | Drive capa              | city Low  |                       | _        | _      | -10      | mA   |
|   |                         |                 | Drive capa              | city High   |                       | _        |        | -40      | mA   |
| IOH(avg)  | Average output "H       | <b>⊣</b> "      | Drive capa              | city Low  |                       | _        | _      | -5       | mA   |
|   | current                 |                 | Drive capa              | city High   |                       | _        | _      | -20      | mA   |
| IOL(sum)  | Peak sum output current | "L"             | Sum of all              | pins IOL(peak)  |                       | _        | _      | 160      | mA   |
| IOL(sum)  | Average sum out current | put "L"         | Sum of all              | pins IOL(avg)   |                       | _        | _      | 80       | mA   |
| IOL(peak)   | Peak output "L" c       | urrent          | Drive capa              | city Low  |                       | _        | _      | 10       | mA   |
|   |                         |                 | Drive capa              | city High   |                       | _        | _      | 40       | mA   |
| IOL(avg)  | Average output "L       | "               | Drive capa              | city Low  |                       | _        | _      | 5        | mA   |
|   | current                 |                 | Drive capa              | city High   |                       | _        | _      | 20       | mA   |
| f(XIN)  | XIN clock input of      | scillation      | frequency               |   | 1.8 V ≤ Vcc ≤ 3.6 V   | _        | 16     |          | MHz  |
| f(XCIN)   | XCIN clock input        | oscillatio      | n frequency             |   | 1.8 V ≤ Vcc ≤ 3.6 V   | 30       | 32.768 | 35       | kHz  |
| _   | System clock free       | quency          | f(XIN)=16 ľ             | ИНz   | 1.8 V ≤ Vcc ≤ 3.6 V   | _        | _      | 16       | MHz  |
| f(BCLK)   | CPU clock freque        | ency            | f(XIN)=16 I             | ИНz   | 2.7 V ≤ Vcc ≤ 3.6 V   | _        | _      | 16       | MHz  |
|   |                         |                 |                         |   | 2.15 V ≤ Vcc < 2.7 V  | _        | _      | 8        | 1    |
|   |                         |                 |                         |   | 1.8 V ≤ Vcc < 2.15 V  | _        |        | 4        | 1    |

- Vcc = 1.8 to 3.6 V and Topr = -20°C to 85°C, unless otherwise specified.
   The average output current indicates the average value of current measured during 100 ms.

Table 5.3 Flash Memory (Program ROM) Electrical Characteristics

| Symbol               | Parameter   | Conditions                 |           | Unit |                             |       |
|----------------------|---|----------------------------|-----------|------|-----------------------------|-------|
| Syllibol             | Falameter   | Conditions                 | Min.      | Тур. | Max.                        | Offic |
| _                    | Program/erase endurance (2)   |                            | 1,000 (3) | _    | _                           | times |
| _                    | Byte program time   |                            | _         | 80   | 500                         | μS    |
| _                    | Block erase time  |                            | _         | 0.3  | _                           | S     |
| td(SR-SUS)           | Time delay from suspend request until suspend                       |                            | _         | _    | 5 + CPU clock<br>× 3 cycles | ms    |
| _                    | Interval from erase start/restart until following suspend request   |                            | 0         | _    | _                           | μS    |
| _                    | Time from suspend until erase restart                               |                            | _         | _    | 30 + CPU clock<br>× 1 cycle | μS    |
| td(CMDRST-<br>READY) | Time from when command is forcibly stopped until reading is enabled |                            | _         | _    | 30 + CPU clock<br>× 1 cycle | μS    |
| _                    | Program, erase voltage  | CPU rewrite mode           | 1.8       |      | 3.6                         | V     |
|                      |   | Standard serial I/O mode   | 2.7       |      | 3.6                         |       |
|                      |   | Parallel I/O mode          | 2.7       |      | 3.6                         |       |
| <u> </u>             | Read voltage  |                            | 1.8       | _    | 3.6                         | V     |
| <u> </u>             | Program, erase temperature  |                            | 0         | _    | 60                          | °C    |
| _                    | Data hold time (7)  | Ambient temperature = 55°C | 20        | _    | _                           | year  |

- 1. Vcc = 2.7 to 3.6 V and Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.4 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

| Cumbal               | Parameter   | Canditions                 |            | Unit |   |       |
|----------------------|---|----------------------------|------------|------|---|-------|
| Symbol               | Parameter   | Conditions                 | Min.       | Тур. | Max.  ——————————————————————————————————— | Unit  |
| _                    | Program/erase endurance (2)   |                            | 10,000 (3) | _    | _   | times |
| _                    | Byte program time (program/erase endurance ≤ 1,000 times)           |                            | _          | 160  | 1500                                      | μS    |
| _                    | Byte program time (program/erase endurance > 1,000 times)           |                            | _          | 300  | 1500                                      | μS    |
| _                    | Block erase time (program/erase endurance ≤ 1,000 times)            |                            | _          | 0.2  | 1   | S     |
| _                    | Block erase time (program/erase endurance > 1,000 times)            |                            | _          | 0.3  | 1   | S     |
| td(SR-SUS)           | Time delay from suspend request until suspend                       |                            | _          | _    |   | ms    |
| _                    | Interval from erase start/restart until following suspend request   |                            | 0          |      | _   | μS    |
| _                    | Time from suspend until erase restart                               |                            | _          | _    |   | μS    |
| td(CMDRST-<br>READY) | Time from when command is forcibly stopped until reading is enabled |                            | _          | _    |   | μS    |
| _                    | Program, erase voltage  | CPU rewrite mode           | 1.8        |      | 3.6                                       | V     |
|                      |   | Standard serial I/O mode   | 2.7        |      | 3.6                                       |       |
|                      |   | Parallel I/O mode          | 2.7        |      | 3.6                                       |       |
| _                    | Read voltage  |                            | 1.8        |      | 3.6                                       | V     |
| _                    | Program, erase temperature  | CPU rewrite mode           | -20        | _    | 85  | °C    |
|                      |   | Standard serial I/O mode   | 0          | _    | 60  |       |
|                      |   | Parallel I/O mode          | 0          | _    | 60  |       |
| _                    | Data hold time (7)  | Ambient temperature = 55°C | 20         | _    | _   | year  |

- Notes: 1. VCC = 1.8 to 3.6 V and  $T_{OPT} = -20^{\circ}C$  to 85°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance
    - The programming and erasure endurance is defined on a per-block basis.
    - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
  - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
  - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
  - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
  - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
  - 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.5 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol   | Doromotor   | evel Vdet0_1 (4)     2.15     2.35     2.50       evel Vdet0_2 (4)     2.70     2.85     3.05       circuit response time (3)     At the falling of Vcc from     —     6     150 |       | Unit |      |    |
|----------|---|--|-------|------|------|----|
| Syllibol | Falanielei  |  | Offic |      |      |    |
| Vdet0    | Voltage detection level Vdet0_0 (4)                               |  | 1.80  | 1.90 | 2.05 | V  |
|          | Voltage detection level Vdet0_1 (4)                               |  | 2.15  | 2.35 | 2.50 | V  |
|          | Voltage detection level Vdet0_2 (4)                               |  | 2.70  | 2.85 | 3.05 | V  |
| _        | Voltage detection 0 circuit response time (3)                     | At the falling of Vcc from 3.6 V to (Vdet0_0 - 0.1) V  | _     | 6    | 150  | μS |
| _        | Voltage detection circuit self power consumption                  | VCA25 = 1, Vcc = 3.0 V   | _     | 1.5  | _    | μΑ |
| td(E-A)  | Waiting time until voltage detection circuit operation starts (2) |  | _     | _    | 100  | μS |

- 1. The measurement condition is Vcc = 1.8 V to 3.6 V and  $Topr = -20 ^{\circ}\text{C}$  to  $85 ^{\circ}\text{C}$ .
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.
- 4. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol  | Parameter  | Condition   |      | Unit |      |       |
|---------|--|---|------|------|------|-------|
| Symbol  | Faiailletei  | Condition   | Min. | Тур. | Max. | Offic |
| Vdet1   | Voltage detection level Vdet1_2 (2)                                  | At the falling of Vcc                                 | 2.30 | 2.50 | 2.70 | V     |
|         | Voltage detection level Vdet1_5 (2)                                  | At the falling of Vcc                                 | 2.75 | 2.95 | 3.15 | V     |
| _       | Hysteresis width at the rising of Vcc in voltage detection 1 circuit |   | _    | 0.07 | _    | V     |
| _       | Voltage detection 1 circuit response time (3)                        | At the falling of Vcc from 3.6 V to (Vdet1_0 - 0.1) V | _    | 60   | 150  | μS    |
| _       | Voltage detection circuit self power consumption                     | VCA26 = 1, Vcc = 3.0 V                                | _    | 1.7  | _    | μΑ    |
| td(E-A) | Waiting time until voltage detection circuit operation starts (4)    |   | _    | _    | 100  | μS    |

- 1. The measurement condition is Vcc = 1.8 V to 3.6 V and  $Topr = -20 ^{\circ}\text{C}$  to  $85 ^{\circ}\text{C}$ .
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.




Table 5.7 Power-on Reset Circuit (2)

| Symbol | Parameter                        | Condition |      | Unit |        |         |
|--------|----------------------------------|-----------|------|------|--------|---------|
|        |                                  | Condition | Min. | Тур. | Max.   | Offic   |
| trth   | External power Vcc rise gradient | (1)       | 0    |      | 50,000 | mV/msec |

### Notes:

- 1. The measurement condition is  $T_{opr} = -20^{\circ}C$  to  $85^{\circ}C$ , unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- 1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** of User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.8 System Clock Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter                              | Condition |      | Unit |      |       |
|--------|--|-----------|------|------|------|-------|
| Symbol | raidilletei                            | Condition | Min. | Тур. | Max. | Offic |
| fOCO-S | Low-speed on-chip oscillator frequency |           | 100  | 125  | 150  | kHz   |
| _      | Oscillation stability time             |           | _    | 30   | 100  | μS    |

Table 5.9 Watchdog Timer Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol   | Parameter                              | Condition |      | Unit |      |       |
|----------|--|-----------|------|------|------|-------|
| Symbol   |  |           | Min. | Тур. | Max. | Offic |
| fOCO-WDT | Low-speed on-chip oscillator frequency |           | 60   | 125  | 250  | kHz   |
| _        | Oscillation stability time             |           | _    | 30   | 100  | μS    |

Note:

## **Table 5.10 Power Supply Circuit Timing Characteristics**

| Symbol  | Parameter   | Condition | Standard |      |       | Unit  |
|---------|---|-----------|----------|------|-------|-------|
| Symbol  | Farameter   | Condition | Min.     | Тур. | Max.  | Offic |
| td(P-R) | Time for internal power supply stabilization during power-on <sup>(2)</sup> |           | _        | _    | 2,000 | μS    |

Notes:

- 1. The measurement condition is Vcc = 1.8 to 3.6 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.11 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

| Cumbal | Parameter                       |        | Conditions          |            | Unit |               |          |
|--------|---------------------------------|--------|---------------------|------------|------|---------------|----------|
| Symbol |                                 |        |                     | Min.       | Тур. | Max.          | Offic    |
| tsucyc | SSCK clock cycle time           |        |                     | 4          | _    | _             | tcyc (2) |
| tHI    | SSCK clock "H" width            | 1      |                     | 0.4        | _    | 0.6           | tsucyc   |
| tLO    | SSCK clock "L" width            |        |                     | 0.4        | _    | 0.6           | tsucyc   |
| trise  | SSCK clock rising               | Master |                     | _          | _    | 1             | tcyc (2) |
|        | time                            | Slave  |                     | _          | _    | 1             | μS       |
| tFALL  | SSCK clock falling time         | Master |                     | _          | _    | 1             | tcyc (2) |
|        |                                 | Slave  |                     | _          | _    | 1             | μS       |
| tsu    | SSO, SSI data input setup time  |        |                     | 100        | _    | _             | ns       |
| tн     | SSO, SSI data input hold time   |        |                     | 1          | _    | _             | tcyc (2) |
| tlead  | SCS setup time                  | Slave  |                     | 1tcyc + 50 | _    | _             | ns       |
| tlag   | SCS hold time                   | Slave  |                     | 1tcyc + 50 | _    | _             | ns       |
| ton    | SSO, SSI data output delay time |        |                     | _          | _    | 1.5           | tcyc (2) |
| tsa    | SSI slave access time           |        | 2.7 V ≤ Vcc ≤ 3.6 V | _          | _    | 1.5tcyc + 100 | ns       |
|        |                                 |        | 1.8 V ≤ Vcc < 2.7 V | _          | _    | 1.5tcyc + 200 | ns       |
| tor    | SSI slave out open time         |        | 2.7 V ≤ Vcc ≤ 3.6 V | _          | _    | 1.5tcyc + 100 | ns       |
|        |                                 |        | 1.8 V ≤ Vcc < 2.7 V | _          | _    | 1.5tcyc + 200 | ns       |

- 1. Vcc = 1.8 V to 3.6 V and  $Topr = -20^{\circ}\text{C}$  to 85°C, unless otherwise specified.
- 2. 1tcyc = 1/f1(s)

<sup>1.</sup> VCC = 1.8 V to 3.6 V and  $T_{OPT} = -20^{\circ}\text{C}$  to 85°C, unless otherwise specified.

<sup>1.</sup> Vcc = 1.8 V to 3.6 V and  $Topr = -20^{\circ}\text{C}$  to 85°C, unless otherwise specified.




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 5.12 Timing Requirements of I<sup>2</sup>C bus Interface

| Symbol | Parameter                                   | Condition | 9                | Unit |           |      |
|--------|---|-----------|------------------|------|-----------|------|
|        |   |           | Min.             | Тур. | Max.      | Unit |
| tscl   | SCL input cycle time                        |           | 12tcyc + 600 (2) | _    | _         | ns   |
| tsclh  | SCL input "H" width                         |           | 3tcyc + 300 (2)  | _    | _         | ns   |
| tscll  | SCL input "L" width                         |           | 5tcyc + 500 (2)  | _    | _         | ns   |
| tsf    | SCL, SDA input fall time                    |           | _                | _    | 300       | ns   |
| tsp    | SCL, SDA input spike pulse rejection time   |           | _                | _    | 1tcyc (2) | ns   |
| tBUF   | SDA input bus-free time                     |           | 5tcyc (2)        | _    | _         | ns   |
| tstah  | Start condition input hold time             |           | 3tcyc (2)        | _    | _         | ns   |
| tstas  | Retransmit start condition input setup time |           | 3tcyc (2)        | _    | _         | ns   |
| tstop  | Stop condition input setup time             |           | 3tcyc (2)        | _    | _         | ns   |
| tsdas  | Data input setup time                       |           | 1tcyc + 40 (2)   | _    | _         | ns   |
| tsdah  | Data input hold time                        |           | 10               | _    | _         | ns   |

- 1. VCC = 1.8 V to 3.6 V and  $T_{OPT} = -20^{\circ}\text{C}$  to 85°C, unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface

Table 5.17 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 7)

| Symbol  | Parameter                                 |         | Standard |      |  |
|---------|---|---------|----------|------|--|
|         | Falanielei                                | Min.    | Max.     | Unit |  |
| tw(INH) | INTi input "H" width, Kli input "H" width | 380 (1) | _        | ns   |  |
| tw(INL) | ĪNTi input "L" width, Kli input "L" width | 380 (2) | _        | ns   |  |

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.10 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

R8C/3MQ Group Package Dimensions

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



| REVISION | N HISTORY |
|----------|-----------|
|          |           |

# R8C/3MQ Group Datasheet

| Rev. | Date         |           | Description  |
|------|--------------|-----------|--|
| Nev. | Date         | Page      | Summary  |
| 0.10 | Nov 19, 2010 |           | First Edition issued   |
| 1.00 | Aug 11, 2011 | All pages | "Preliminary", "Under development" deleted                                       |
|      |              | 4         | Table 1.2 revised, Note 1 added  |
|      |              | 5         | Table 1.3 "(D): Under development", (P): Under planning" deleted                 |
|      |              | 6         | Figure 1.2 revised   |
|      |              | 7         | Figure 1.3 revised   |
|      |              | 9, 10     | Table 1.5, Table 1.6 revised   |
|      |              | 12        | 2.4 revised  |
|      |              | 14        | 3.1 revised  |
|      |              | 16, 17    | Table 4.2, Table 4.3 revised   |
|      |              | 19        | Table 4.5 Note 2 added   |
|      |              | 20        | Table 4.6 revised  |
|      |              | 24, 25    | Table 4.10, Table 4.11 revised   |
|      |              | 32        | Table 5.6 revised  |
|      |              | 39        | Table 5.13 revised   |
|      |              | 46        | Table 5.22, Table 5.23 revised, Table 5.22 Note 1 added                          |
| 2.00 | Jun 29, 2012 | 2         | Table 1.1 "Voltage detection" revised, Table 1.2 "2.2 V" → "2.15 V"              |
|      |              | 3, 4      | Tables 1.2 and 1.3 "2.2 V" → "2.15 V"  |
|      |              | 5         | Table 1.4 and Figure 1.1 revised   |
|      |              | 6         | Figure 1.2 revised   |
|      |              | 14        | Figure 3.1 revised   |
|      |              | 28        | Table 5.2 "2.2 V" → "2.15 V"   |
|      |              | 32        | Table 5.5 revised, Note 4 added  |
|      |              | 39        | Table 5.13 "2.2 V" → "2.15 V"  |
|      |              | 43        | Table 5.18 "2.2 V" → "2.15 V"  |
|      |              | 44, 45    | Timing requirements, Figures 5.11 to 5.13, titles "2.2 V" $\rightarrow$ "2.15 V" |
|      |              | 46        | Table 5.23 revised   |

All trademarks and registered trademarks are the property of their respective owners.

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries,
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



### **SALES OFFICES**

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 nunLu Haidian District. Beijing 100083. P.R.China

Renesas Electronics (Shanghal) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: 486-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2868-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

тинивова специонизь манаузна эцп. Бли.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141