

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
oduct Status	Not For New Designs
ore Processor	R8C
ore Size	16-Bit
eed	16MHz
nnectivity	I <sup>2</sup> C, SIO, SSU, UART/USART
ripherals	POR, PWM, Voltage Detect, WDT
mber of I/O	18
ogram Memory Size	112KB (112K x 8)
gram Memory Type	FLASH
PROM Size	4K x 8
M Size	7.5K x 8
age - Supply (Vcc/Vdd)	1.8V ~ 3.6V
a Converters	-
illator Type	Internal
erating Temperature	-20°C ~ 85°C (TA)
unting Type	Surface Mount
ckage / Case	40-WFQFN Exposed Pad
pplier Device Package	40-HWQFN (6x6)
rchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213mcqnnp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/3MQ Group 1. Overview

# 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3MQ Group.

Table 1.1 Specifications for R8C/3MQ Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core  • Number of fundamental instructions: 89  • Minimum instruction execution time: 62.5 ns (f(BCLK) = 16 MHz, VCC = 2.7 to 3.6 V) 125 ns (f(BCLK) = 8 MHz, VCC = 2.15 to 3.6 V) 250 ns (f(BCLK) = 4 MHz, VCC = 1.8 to 3.6 V)  • Multiplier: 16 bits × 16 bits → 32 bits  • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits  • Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.4 Product List for R8C/3MQ Group.
Power Supply Voltage Detection	Voltage detection circuit	Power-on reset     Voltage detection 2 (detection level selectable)
I/O Ports	Programmable I/O ports	CMOS I/O ports: 18 (including XCIN and XCOUT), selectable pull-up resistor (for some ports)
Clock	Clock generation circuits	3 circuits: XIN clock oscillation circuit,
		Real-time clock (timer RE)
Interrupts		<ul> <li>Interrupt Vectors: 69</li> <li>External: 11 sources (INT × 3, key input × 8)</li> <li>Priority levels: 7 levels</li> </ul>
Watchdog Time	er	<ul> <li>14 bits x 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>
DTC (Data Tra	nsfer Controller)	1 channel     Activation sources: 17     Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode

R8C/3MQ Group 1. Overview

Table 1.5 Pin Name Information by Pin Number

Pin		I/O Pin Functions for Peripheral Modules						
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	RF Pin Other
1	VREGOUT3							
2	VSS2							
3	XIN							
4	XOUT							
5	RESET							
6	VSS1							
7	MODE							
8	VCC							
9	(XCIN)	P4_3						
10	(XCOUT)	P4_4						
11		P1_7	KI7/INT1	(TRAIO)				
12		P1_6	KI6		(CLK0)			
13		P1_5	KI5(/INT1)	(TRAIO)	(RXD0)			
14		P1_4	KI4	(TRCCLK)	(TXD0)			
15		P1_3	KI3	TRBO(/TRCIOC)				
16		P1_2	KI2	(TRCIOB)				
17		P1_1	KI1	(TRCIOA/TRCTRG)				
18		P1_0	KI0	(TRCIOD)				
19								IFRXTP
20								IFRXTN
21	VCCRF							
22	VREGOUT1							
23	VREG1							
24	VREG2							
25	VSSRF							
26								RFIOP
27								RFION
28	VSSRF1							
29	VSSRF2							
30	VREG3							
31	VREGOUT2							
32	VREG4	D0 4		TDE0//TD0/0D)				4 0)4/
33		P0_4		TREO(/TRCIOB)		000	CD4	ASW
34		P3_7		TRAO		SSO	SDA	
35		P3_5		(TRCIOD)		SSCK	SCL	
36		P3_4		(TRCIOC)		SSI		
37		P3_3	INT3	(TRCCLK)		SCS		
38		P3_1		(TRBO)				
39		P3_0		(TRAO)				
40		P4_5	ĪNT0					
Bottom side	DIEGND							

Note:

1. The function in parentheses can be assigned to the pin by a program.

R8C/3MQ Group 1. Overview

# 1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS1	_	Apply 1.8 to 3.6 V to the VCC pin. Apply 0 V to the VSS1 pin.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock oscillation circuit I/O.
XIN clock output	XOUT	I/O	Connect a crystal oscillator between the XIN and XOUT pins.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock oscillation circuit I/O.
XCIN clock output	XCOUT	0	Connect a crystal oscillator between the XCIN and XCOUT pins.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins. INT0 is used as an input pin for timer RB and timer RC.
Key input interrupt input	KI0 to KI7	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RC	TRCCLK	ı	External clock input pin.
	TRCTRG	I	External trigger input pin.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.
Timer RE	TREO	0	Divided clock output pin.
Serial interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0	ı	Serial data input pin.
	TXD0	0	Serial data output pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
I/O ports	P0_4, P1_0 to P1_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.

I: Input

O: Output

I/O: Input and output

SFR Information (6) (01A0h to 02FFh) (1) Table 4.6

Address	Register	Symbol	After Reset
01A0h	0	1	
:			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B0h	I lasti wellory control register 2	1 WILL	0011
01B/11			
01B9h			
01B9fi 01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			1
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h		1	0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h	<u>'</u>		XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C7h	Address Water Interrupt Enable Register 1	ALEKT	0011
:			
01DFh		1	T
01E0h	Pull-Up Control Register 0	DUDO	006
		PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			1
01EDh		İ	
01EEh		İ	1
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h			†
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			1
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Impactinguitation (Cognition (Cognition )	V-11	0011
01F7fi			<del> </del>
			1
01F9h	Esternal Innut Enable Deviator 0	INITENI	006
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	INT leavet Filter Colort Devictor C	INITE	001-
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh		l de la companya de l	
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh	Key Input Enable Register 1	KI1EN	00h
0200h			
:			
02FFh			
V. I II - £I		•	•

Notes:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.7 SFR Information (7) (2C00h to 2C6Fh) (1)

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h 2C06h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh XXh
2C06H	DTC Transfer Vector Area		XXh
2C0711	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h 2C45h			XXh XXh
2C45f1 2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h	DIO CONTO Data 1	B10B1	XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h 2C57h			XXh XXh
2C57fi 2C58h	DTC Control Data 3	DTCD3	XXh
2C59h	DTC Control Data 3	D1CD3	XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h	DTC Control Data 5	DTCD5	XXh
2C68h 2C69h	DTO CONIIO Data 5	פטטוט	XXh XXh
2C69h			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh
X: Undefined		<del>!</del>	

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10) (2CF0h to 2D2Fh) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh	Pasahand Central Pagister	IPPCON	XXh
2D00h 2D01h	Baseband Control Register  Transmit/Passive Register	BBCON	00h
2D01h 2D02h	Transmit/Receive Reset Register Transmit/Receive Mode Register 0	BBTXRXRST BBTXRXMODE0	00h 00h
2D02h 2D03h	Transmit/Receive Mode Register 0  Transmit/Receive Mode Register 1	BBTXRXMODE1	00h
2D03h 2D04h	Receive Frame Length Register	BBRXFLEN	00h
2D04h	Receive Data Counter Register	BBRXCOUNT	00h
2D05h	RSSI/CCA Result Register	BBRSSICCARSLT	00h
2D0011	Transmit/Receive Status Register 0	BBTXRXST0	80h
2D08h	Transmit Frame Length Register	BBTXFLEN	00h
2D09h	Transmit/Receive Mode Register 2	BBTXRXMODE2	30h
2D03h	Transmit/Receive Mode Register 3	BBTXRXMODE3	00h
2D0Bh	Receive Level Threshold Set Register	BBLVLVTH	80h
2D0Ch	Transmit/Receive Control Register	BBTXRXCON	00h
2D0Dh	CSMA Control Register 0	BBCSMACON0	00h
2D0Eh	CCA Level Threshold Set Register	BBCCAVTH	80h
2D0Fh	Transmit/Receive Status Register 1	BBTXRXST1	00h
2D10h	RF Control Register	BBRFCON	00h
2D11h	Transmit/Receive Mode Register 4	BBTXRXMODE4	00h
2D12h	CSMA Control Register 1	BBCSMACON1	9Ch
2D13h	CSMA Control Register 2	BBCSMACON2	05h
2D14h	PAN Identifier Register	BBPANID	00h
2D15h			00h
2D16h	Short Address Register	BBSHORTAD	00h
2D17h			00h
2D18h	Extended Address Register	BBEXTENDAD0	00h
2D19h			00h
2D1Ah		BBEXTENDAD1	00h
2D1Bh			00h
2D1Ch		BBEXTENDAD2	00h
2D1Dh			00h
2D1Eh		BBEXTENDAD3	00h
2D1Fh		DDTMEDEADS	00h
2D20h	Timer Read-Out Register 0	BBTIMEREAD0	00h
2D21h	Times Deed Out Devistor 4	DDTIMEDE A D.	00h
2D22h	Timer Read-Out Register 1	BBTIMEREAD1	00h
2D23h	Timer Compare O Begister O	PROMPORECO	00h
2D24h 2D25h	Timer Compare 0 Register 0	BBCOMP0REG0	00h 00h
2D25h 2D26h	Timer Compare 0 Register 1	BBCOMP0REG1	00h
2D26H	Timer Compare o Negister i	BBCOMFOREGI	00h
2D2711 2D28h	Timer Compare 1 Register 0	BBCOMP1REG0	00h
2D29h	Timer Compare i Negister o	BBCOWN TIVE GO	00h
2D2911	Timer Compare 1 Register 1	BBCOMP1REG1	00h
2D2Bh	Times Samparo i Regiotor i	DDGGMA IIICGT	00h
2D2Ch	Timer Compare 2 Register 0	BBCOMP2REG0	00h
2D2Dh		2233 211230	00h
2D2Eh	Timer Compare 2 Register 1	BBCOMP2REG1	00h
2D2Fh		2233 211231	00h
V: Undofined		l .	1 ****

Note:

<sup>1.</sup> The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11) (2D30h to 2FFFh) (1)

2D31h	00h 00h 00h 00h 00h 00h 00h 65h 09h 00h F6h
DB323h	00h 00h 00h 00h 00h 65h 09h 00h F6h
2D33h	00h 00h 00h 65h 09h 00h F6h
D2934h	00h 00h 65h 09h 00h F6h
2035h	00h 65h 09h 00h F6h
2D36h	65h 09h 00h F6h
2D37h   2D38h   2D39h   2D33h   2D33h   2D33h   2D33h   PLL Division Register 0   BBPLLDIVL   6: 2D36h   PLL Division Register 1   BBPLLDIVH   0: 2D3Ch   Transmit Output Power Register   BBRXSUTPWR   0: 2D3Ch   RSSI Offset Register   BBRSSIOFS   F 2D36h   2D36h   2D40h   2D40	09h 00h F6h
2D38h	09h 00h F6h
2D39h	09h 00h F6h
2D3Ah	09h 00h F6h
2038h	09h 00h F6h
203Ch	00h F6h
2D3Dh	F6h
203Eh   203Fh   2040h	
2D3Fh   2D40h	22h
2D45h	22h
: 2046h	22h
2D45h	22h
2D46h	22h
2D47h	4411
2D63h	
2D63h   2D64h	
2D64h   2D65h	· · · · · · · · · · · · · · · · · · ·
2D65h   2D66h   2D67h   2D68h   Verification Mode Set Register   BBEVAREG   00   2D69h   2D68h   2D68h   2D66h   2D67h   2D79h   2D7	
2D66h   2D67h   2D68h   Verification Mode Set Register   BBEVAREG   00   2D69h   2D68h   2D66h   2D66h   2D66h   2D66h   2D66h   2D66h   2D66h   2D66h   2D67h   2D70h   2D71h   2D72h   2D73h   2D73h   2D74h   2D75h   2D76h   2D78h   2D76h   2D86h   2D86h   2D86h   2D88h   2D82h   2D8	<del></del>
2D67h   2D68h   Verification Mode Set Register   BBEVAREG   0	
2D68h	
2D69h   2D6Ah	00h
2D6Ah   2D6Bh	
2D6Bh   2D6Ch	
2D6Ch   2D6Dh	
2D6Dh   2D6Eh	-
2D6Eh   2D6Fh   2D70h   2D71h   2D72h   2D73h   2D73h   2D75h   2D75h   2D76h   2D77h   2D77h   2D78h   2D78	-
2D6Fh   2D70h	
2D70h   2D71h   2D72h   2D73h   2D74h   2D75h   2D75h   2D76h   1DLE Wait Set Register   BBIDELWAIT   0 2D77h   2D78h   2D78	
2D72h   2D73h   2D74h     2D75h     2D76h   IDLE Wait Set Register   BBIDELWAIT   0   2D77h   2D78h     2D76h     2D776h     2D776	
2D73h         2D74h           2D75h	
2D74h         D2D75h           2D76h         IDLE Wait Set Register         BBIDELWAIT         0           2D77h         D2D77h         D2D78h         D2D78h         D2D79h         D2D78h         D2D78	
2D75h         BBIDELWAIT         0           2D77h         CD77h         CD78h           2D78h         CD78h         CD78h           2D78h         CD78h         CD78h           2D7Ah         ANTSW Output Timing Set Register         BBANTSWTIMG         7.           2D7Bh         CD79h         CD79h           2D7Ch         RF Initial Set Register         BBRFINI         X           2D7Eh         CD7Ph         CD7Ph         CD7Ph           2D80h         CD81h         CD82h         ANTSW Control Register         BBANTSWCON         00	
2D76h   IDLE Wait Set Register   BBIDELWAIT   0	
2D77h   2D78h   2D79h   2D74h   2D74h   2D78h   2D78	
2D78h         2D79h           2D7Ah         ANTSW Output Timing Set Register         BBANTSWTIMG           2D7Bh         2D7Bh           2D7Ch         RF Initial Set Register         BBRFINI           X         2D7Dh           2D7Eh         X           2D7Fh         X           2D80h         X           2D81h         BBANTSWCON           0         0	01h
2D79h         BBANTSWTIMG         7.           2D7Ah         ANTSW Output Timing Set Register         BBANTSWTIMG         7.           2D7Bh         SERFINI         X           2D7Dh         X         X           2D7Eh         SERFINI         X           2D7Fh         SERFINI         X           2D80h         SERFINI         SERFINI           2D81h         SERFINI         SERFINI           2D82h         ANTSW Control Register         BBANTSWCON         00	
2D7Ah         ANTSW Output Timing Set Register         BBANTSWTIMG         7:           2D7Bh         2D7Ch         RF Initial Set Register         BBRFINI         X           2D7Dh         X         X           2D7Eh         X         X           2D80h         X         X           2D81h         X         X           2D82h         ANTSW Control Register         BBANTSWCON         0	
2D7Bh         2D7Ch         RF Initial Set Register         BBRFINI         X           2D7Dh         X         X         X           2D7Eh         X         X         X           2D80h         X         X         X           2D81h         X         X         X           2D82h         ANTSW Control Register         BBANTSWCON         00	70
2D7Ch	72h
2D7Dh	NAM .
2D7Eh            2D7Fh            2D80h            2D81h            2D82h         ANTSW Control Register         BBANTSWCON         00	XXh
2D7Fh	XXh
2D80h	
2D81h         BBANTSWCON         00           2D82h         ANTSW Control Register         BBANTSWCON         00	
2D82h ANTSW Control Register BBANTSWCON 0	
	006
	00h
2D83h	
:   2DFFh	
2E00h Transmit RAM TRANSMIT_RAM_START	
: Transmit RAM	
2E7Eh Transmit RAM TRANSMIT_RAM_END	
2E7Fh   Halishiit Raw   HRANSWIT_RAW_END	
2D80h Receive RAM RECIEVE RAM START	
: Receive RAM	
2EFEh Receive RAM RECIEVE_RAM_END	
2EFFh	
2F00h	
:	
2FFFh	
X: Undefined	

Note

<sup>1.</sup> The blank areas are reserved and cannot be accessed by users.

**Recommended Operating Conditions (1)** Table 5.2

	Doromotor			0 111	Standard			Linit	
Symbol		Р	arameter		Conditions	Min.	Тур.	Max.	Unit
VCC	Digital supply voltage	cond	) During MCU operation under the conditions other than (2) and (3) below.			1.8	3.3	3.6	V
		the t	flash memor	ming and erasing of y using a serial parallel programmer.		2.7	_	3.6	
			ng on-chip o emulator co	debugging with the onnected		2.7		3.6	
VCCRF	Analog supply vo	ltage				1.8	3.3	3.6	V
VSS/ VSS2/ VSSRF/ VSSRF1/ VSSRF2/ DIEGND	Supply voltage		1, VSS2, VSSRF, VSSRF1, RF2, DIEGND			_	0	_	V
ViH	Input "H" voltage	Other th	nan CMOS ir	nput		0.8 Vcc	_	Vcc	V
		CMOS	Inputlevel	'	2.7 V ≤ Vcc ≤ 3.6 V	0.55 Vcc	_	Vcc	V
		input	switching	0.35 Vcc	1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
	function Input level se	Input level selection:	2.7 V ≤ Vcc ≤ 3.6 V	0.7 Vcc	_	Vcc	V		
			(I/O port)	0.5 Vcc	1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection:	2.7 V ≤ Vcc ≤ 3.6 V	0.85 Vcc	_	Vcc	V
				0.7 Vcc	1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ir	nput		0	_	0.2 Vcc	V
		CMOS	Inputlevel	Input level selection:	2.7 V ≤ Vcc ≤ 3.6 V	0	_	0.2 Vcc	V
		input	switching	0.35 Vcc	1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
			function	Input level selection:	2.7 V ≤ Vcc ≤ 3.6 V	0	_	0.3 Vcc	V
			(I/O port)	0.5 Vcc	1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection:	2.7 V ≤ Vcc ≤ 3.6 V	0	_	0.45 Vcc	V
				0.7 Vcc	1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
IOH(sum)	Peak sum output current	"H"	Sum of all pins IOH(peak)			_	_	-160	mA
IOH(sum)	Average sum out current	put "H"	Sum of all	pins IOH(avg)		_	1	-80	mA
IOH(peak)	Peak output "H" o	urrent	Drive capa	city Low		_		-10	mA
			Drive capa	city High		_	_	-40	mA
IOH(avg)	Average output "I	<b>⊣</b> "	Drive capa	city Low		_	_	-5	mA
	current		Drive capa	city High		_	_	-20	mA
IOL(sum)	Peak sum output current	"L"	,	pins IOL(peak)		_	1	160	mA
IOL(sum)	Average sum out current	put "L"	Sum of all	pins IOL(avg)		_	-	80	mA
IOL(peak)	Peak output "L" c	urrent	Drive capa	•		_	_	10	mA
		_	Drive capa				_	40	mA
IOL(avg)	Average output "L current		Drive capa			_	_	5	mA
<b>(</b>		Drive capacity High		4.0.1/ (.)/ (.0.0.1/	_		20	mA	
f(XIN)	XIN clock input of				1.8 V ≤ Vcc ≤ 3.6 V	20	16	25	MHz
f(XCIN)	XCIN clock input			MU-7	$1.8 \text{ V} \le \text{Vcc} \le 3.6 \text{ V}$	30	32.768	35	kHz
	System clock freque		f(XIN)=16 I		$1.8 \text{ V} \le \text{Vcc} \le 3.6 \text{ V}$	<del>-</del>		16	MHz
f(BCLK)	CPU clock freque	нсу	f(XIN)=16 I	VI□∠	2.7 V ≤ Vcc ≤ 3.6 V 2.15 V ≤ Vcc < 2.7 V			16	MHz
						<del>-</del>		8	l
			<u> </u>		1.8 V ≤ Vcc < 2.15 V			4	

## Notes:

- Vcc = 1.8 to 3.6 V and Topr = -20°C to 85°C, unless otherwise specified.
   The average output current indicates the average value of current measured during 100 ms.




Figure 5.1 Ports P0, P1, P3 and P4 Timing Measurement Circuit

Table 5.4 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Cumbal	Doromotor	Canditions		- Unit			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
_	Program/erase endurance (2)		10,000 (3)	_	_	times	
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1500	μS	
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS	
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S	
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms	
_	Interval from erase start/restart until following suspend request		0		_	μS	
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS	
_	Program, erase voltage	CPU rewrite mode	1.8		3.6	V	
		Standard serial I/O mode	2.7		3.6		
		Parallel I/O mode	2.7		3.6		
_	Read voltage		1.8		3.6	V	
_	Program, erase temperature	CPU rewrite mode	-20	_	85	°C	
		Standard serial I/O mode	0	_	60		
		Parallel I/O mode	0	_	60		
_	Data hold time (7)	Ambient temperature = 55°C	20	_	_	year	

- Notes: 1. VCC = 1.8 to 3.6 V and  $T_{OPT} = -20^{\circ}C$  to 85°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance
    - The programming and erasure endurance is defined on a per-block basis.
    - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
  - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
  - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
  - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
  - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
  - 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.5 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Parameter Condition Standard				Unit
Syllibol	Faianielei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (4)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (4)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (4)		2.70	2.85	3.05	V
_	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 3.6 V to (Vdet0_0 – 0.1) V	_	6	150	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 3.0 V	_	1.5	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (2)		_	_	100	μS

## Notes:

- 1. The measurement condition is Vcc = 1.8 V to 3.6 V and  $Topr = -20 ^{\circ}\text{C}$  to  $85 ^{\circ}\text{C}$ .
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes V<sub>det0</sub>.
- 4. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition Standard			Unit	
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit		_	0.07	_	V
_	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 3.6 V to (Vdet1_0 - 0.1) V	_	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 3.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (4)			_	100	μS

## Notes:

- 1. The measurement condition is Vcc = 1.8 V to 3.6 V and  $Topr = -20 ^{\circ}\text{C}$  to  $85 ^{\circ}\text{C}$ .
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.




Table 5.7 Power-on Reset Circuit (2)

Symbol	Parameter	Condition Standard Min. Typ. Max.		Unit		
	Falametei		Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	_	50,000	mV/msec

### Notes:

- 1. The measurement condition is  $T_{opr} = -20^{\circ}C$  to  $85^{\circ}C$ , unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



#### Notes:

- 1. V<sub>det0</sub> indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** of User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.13 Electrical Characteristics (1) [1.8 V  $\leq$  Vcc  $\leq$  3.6 V] (Topr = -20°C to 85°C, unless otherwise specified)

Cumbal	Parameter	Condition			Standard			Unit
Symbol	Parameter	Condition		Min. Typ.	Max.	Unit		
ICC	Power supply current	High-speed clock mode	CPU clock = Divide-by-4,	RF = off	_	2.5	_	mA
	Single-chip mode,	XIN clock oscillator on	(f(BCLK) = 4 MHz) 1.8 V ≤ VCC ≤ 3.6 V	RF = idle	_	4.0	_	mA
	output pins are open, other pins are VSS	XCIN clock oscillator on f(XCIN) = 32 kHz Low-speed on-chip oscillator on fOCO-S = 125 kHz	1.8 v ≤ vCC ≤ 3.6 v	RF = Tx	_	18	_	mA
				RF = Rx (reception standby)	_	24	_	mΑ
				RF = Rx (reception in progress)	_	25	_	mA
			CPU clock = Divide-by-2,	RF = off		3.5	<del> </del>	m/
		System clock = XIN	(f(BCLK) = 8 MHz)	RF = idle		5.0	$\vdash$	
			2.15 V ≤ VCC ≤ 3.6 V	RF = Tx		19	_	m/
				RF = IX	_	25	_	m/
				(reception standby)				m <i>P</i>
				RF = Rx (reception in progress)	_	26	_	m/
			CPU clock = No division	RF = off	_	6.0	_	m/
			(f(BCLK) = 16 MHz)	RF = idle	_	7.5	_	m/
			2.7 V ≤ VCC ≤ 3.6 V	RF = Tx	_	21.5	_	m/
				RF = Rx (reception standby)	_	27.5	_	m/
				RF = Rx	_	28.5		m/
				(reception in progress)		20.0		
		System clock = fOCO-S, FMR27 = 1, VCA20 = 0	off, ator on: fOCO-S = 125 kHz	RF = off	_	80	_	μА
		Low-speed clock mode	FMR27 = 1	RF = off	_	95		μΑ
	XII XC f(X Loo os Sy CF	XIN clock off XCIN clock oscillator on f(XCIN) = 32 kHz Low-speed on-chip oscillator off System clock = XCIN CPU clock = No division	VCA20 = 0 (flash memory low-current- consumption read mode)	TW = GII				μ
			FMSTP = 1 VCA20 = 0 (Flash memory off, program operation on RAM)	RF = off	_	45	_	μА
		Wait mode XIN clock oscillator on: f(XCIN clock oscillator on: Low-speed on-chip oscilla System clock = XIN While a WAIT instruction	f(XČIN) = 32 kHz ator on: fOCO-S = 125 kHz	RF = Rx (reception standby)	_	23	_	m <i>A</i>
		Wait mode XIN clock off XCIN clock oscillator on f(XCIN) = 32 kHz Low-speed on-chip oscillator off	Peripheral function clock on VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal power consumption enabled)	RF = off	_	6.0	_	μА
	While a WAIT instexecuted  Wait mode XIN clock off XCIN clock oscilla Low-speed on-ch oscillator on fOCO-S = 125 kl- System clock = f0	System clock = XCIN While a WAIT instruction is executed	Peripheral function clock off VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal power consumption enabled)	RF = off	_	4.5	_	μA
		XIN clock off XCIN clock oscillator on Low-speed on-chip oscillator on fOCO-S = 125 kHz	Peripheral function clock on VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal low power consumption enabled)	RF = off	_	13.0	_	μA
		System clock = fOCO-S While a WAIT instruction is executed	Peripheral function clock off VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal low power consumption enabled)	RF = off		7.5		μΑ
		Stop mode (Topr = 25°C) XIN clock off, XCIN clock Low-speed on-chip oscilla	off,	RF = off	_	2.0	_	μА

**Table 5.14** Electrical Characteristics (2) [2.7 V  $\leq$  Vcc  $\leq$  3.6 V]

Symbol	Doro	ameter	Conditi	on	Standard			Unit
Symbol	Fala	imeter	Conditi	OH	Min.	Typ. Max.		Offic
Vон	Output "H" voltage	P0_4, P1, P3_0,	Drive capacity High	IOH = -5  mA	Vcc - 0.5	_	Vcc	V
		P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity Low	Iон = −1 mA	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage	P0_4, P1, P3_0,	Drive capacity High	IoL = 5 mA	_	_	0.5	V
		P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity Low	IOL = 1 mA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, KI4, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, RXDO, CLKO, SSI, SCL, SDA, SSO	VCC = 3.0 V		0.1	0.4	_	>
Іін	Input "H" current	<del>!</del>	VI = 3 V, VCC = 3.0 \	/	_	_	4.0	μΑ
lıL	Input "L" current		VI = 0 V, VCC = 3.0 \	/	_	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, VCC = 3.0 \	/	42	84	168	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	_	3.6	V

Note: 1.  $2.7 \text{ V} \le \text{Vcc} \le 3.6 \text{ V}$ ,  $\text{T}_{\text{opr}} = -20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , and f(XIN) = 16 MHz, unless otherwise specified.

# Timing requirements (VCC = 3 V, $T_{opr} = -20^{\circ}C$ to 85°C, unless otherwise specified)

Table 5.15 TRAIO Input

Symbol	Parameter		Standard		
	raidilielei	Min. Ma	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	_	ns	
twh(traio)	TRAIO input "H" width	120	_	ns	
twl(traio)	TRAIO input "L" width	120	_	ns	




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.16 Serial Interface

Symbol	Paramet	or.	Stan	dard	Unit
	raiainet	Faranteter		Max.	Oill
tc(CK)	CLK0 input cycle time	When an external clock is selected	300	_	ns
tw(ckh)	CLK0 input "H" width		150	_	ns
tW(CKL)	CLK0 Input "L" width		150	_	ns
td(C-Q)	TXD0 output delay time		_	120	ns
th(C-Q)	TXD0 hold time		0	_	ns
tsu(D-C)	RXD0 input setup time		30	_	ns
th(C-D)	RXD0 input hold time		90	_	ns
th(C-Q)	TXD0 output delay time	When an internal clock is selected	_	30	ns
tsu(D-C)	RXD0 input setup time		120	_	ns
th(C-D)	RXD0 input hold time		90	_	ns




Figure 5.9 Serial Interface Timing Diagram when Vcc = 3 V

# Timing requirements (VCC = 2.15 V, Topr = $-20 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ , unless otherwise specified)

Table 5.19 TRAIO Input

Symbol	Parameter		Standard	
	Falantete	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	500	_	ns
twh(traio)	TRAIO input "H" width	200	_	ns
twl(traio)	TRAIO input "L" width	200	_	ns




Figure 5.11 TRAIO Input Timing Diagram when Vcc = 2.15 V

Table 5.20 Serial Interface

Symbol	Paramet	tor	Stan	dard	Unit
	raiaillei	Falantelei		Max.	Oill
tc(CK)	CLK0 input cycle time	When an external clock is selected	800	_	ns
tw(ckh)	CLK0 input "H" width		400	_	ns
tW(CKL)	CLK0 input "L" width		400	_	ns
td(C-Q)	TXD0 output delay time		_	200	ns
th(C-Q)	TXD0 hold time		0	_	ns
tsu(D-C)	RXD0 input setup time		150	_	ns
th(C-D)	RXD0 input hold time		90	_	ns
th(C-Q)	TXD0 output delay time	When an internal clock is selected	_	200	ns
tsu(D-C)	RXD0 input setup time		150	_	ns
th(C-D)	RXD0 input hold time		90	_	ns




Figure 5.12 Serial Interface Timing Diagram when Vcc = 2.15 V

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries,
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



## SALES OFFICES

# Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 nunLu Haidian District. Beijing 100083. P.R.China

Renesas Electronics (Shanghal) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: 486-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2868-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

тинивова специонизь манаузна эцп. Бли.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141