



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HCS12
Core Size	16-Bit
Speed	25MHz
Connectivity	EBI/EMI, SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12gc128mfae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Chapter 14 Serial Peripheral Interface (SPIV3) Block Description

14.1	Introduction	. 413
	14.1.1 Features	. 413
	14.1.2 Modes of Operation	. 413
	14.1.3 Block Diagram	. 414
14.2	External Signal Description	. 414
	14.2.1 MOSI — Master Out/Slave In Pin	. 414
	14.2.2 MISO — Master In/Slave Out Pin	. 415
	14.2.3 \overline{SS} — Slave Select Pin	. 415
	14.2.4 SCK — Serial Clock Pin	. 415
14.3	Memory Map and Register Definition	. 415
	14.3.1 Module Memory Map	. 415
	14.3.2 Register Descriptions	
14.4	Functional Description	. 423
	14.4.1 Master Mode	. 424
	14.4.2 Slave Mode	. 425
	14.4.3 Transmission Formats	. 426
	14.4.4 SPI Baud Rate Generation	. 429
	14.4.5 Special Features	. 430
	14.4.6 Error Conditions	. 431
	14.4.7 Operation in Run Mode	. 432
	14.4.8 Operation in Wait Mode	
	14.4.9 Operation in Stop Mode	
	Reset	
14.6	Interrupts	
	14.6.1 MODF	
	14.6.2 SPIF	
	14.6.3 SPTEF	. 433
	Observatory 4.5	
	Chapter 15	
	Timer Module (TIM16B8CV1) Block Description	
15.1	Introduction	
	15.1.1 Features	
	15.1.2 Modes of Operation	
	15.1.3 Block Diagrams	
15.2	External Signal Description	
	15.2.1 IOC7 — Input Capture and Output Compare Channel 7 Pin	
	15.2.2 IOC6 — Input Capture and Output Compare Channel 6 Pin	
	15.2.3 IOC5 — Input Capture and Output Compare Channel 5 Pin	
	15.2.4 IOC4 — Input Capture and Output Compare Channel 4 Pin	
	15.2.5 IOC3 — Input Capture and Output Compare Channel 3 Pin	
	15.2.6 IOC2 — Input Capture and Output Compare Channel 2 Pin	
	15.2.7 IOC1 — Input Capture and Output Compare Channel 1 Pin	. 439



0x001A-0x001B Miscellaneous Peripherals (Device User Guide)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x001A PARTIDH	PARTIDH	Read:	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
UXUUTA	FANTIDIT	Write:								
0x001B	0x001B PARTIDL	Read:	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
UXUUIB PARIIDL	Write:									

0x001C-0x001D MMC Map 3 of 4 (HCS12 Module Mapping Control, Device User Guide)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x001C	MEMSIZ0	Read:	reg_sw0	0	eep_sw1	eep_sw0	0	ram_sw2	ram_sw1	ram_sw0
0,0010	IVILIVISIZO	Write:								
0x001D	x001D MEMSIZ1	Read:	rom_sw1	rom_sw0	0	0	0	0	pag_sw1	pag_sw0
UNUUTD	IVILIVIOIZI	Write:								

0x001E-0x001E MEBI Map 2 of 3 (HCS12 Multiplexed External Bus Interface)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x001E	INTCR	Read:	IRQE	IRQEN	0	0	0	0	0	0
OXOUTE	IIVIOIT	Write:	IIIQL	IIIQLIN						

0x001F-0x001F INT Map 2 of 2 (HCS12 Interrupt)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x001F	HPRIO	Read:	PSEL7	PSEL6	PSEL5	PSEL4	PSEL3	PSEL2	PSEL1	0
UXUUTI	TIFNIO	Write:	FJELI	FOLLO	FSELS	F JLL4	FOLLS	FULLZ	FOLLI	

0x0020-0x002F DBG (Including BKP) Map 1 of 1 (HCS12 Debug)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0020	DBGC1	Read: Write:	DBGEN	ARM	TRGSEL	BEGIN	DBGBRK	0	CAP	MOD
0x0021	DBGSC	Read:	AF	BF	CF	0		TE	26	
000021	DBGSC	Write:						TRG		
0x0022	DBGTBH	Read:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
000022	DBGTBIT	Write:								
0x0023	DBGTBL	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00025	DBGTBL	Write:								
0x0024	DBGCNT	Read:	TBF	0			CN	NT.		
0.0024	DBGCIVI	Write:								
0x0025	DBGCCX	Read: Write:	PAG	SEL			EXT	CMP		



2.3.2.1 Port T Registers

2.3.2.1.1 Port T I/O Register (PTT)

Module Base + 0x0000




Figure 2-3. Port T I/O Register (PTT)

Read: Anytime.

Write: Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

If a TIM-channel is defined as output, the related port T is assigned to IOC function.

In addition to the possible timer functionality of port T pins PWM channels can be routed to port T. For this the Module Routing Register (MODRR) needs to be configured.

Table 2-3. Port T[4:0] Pin Functionality Configurations⁽¹⁾

MODRR[x]	PWME[x]	TIMEN[x]	Port T[x] Output
0	0	0	General Purpose I/O
0	0	1	Timer
0	1	0	General Purpose I/O
0	1	1	Timer
1	0	0	General Purpose I/O
1	0	1	Timer
1	1	0	PWM
1	1	1	PWM

^{1.} All fields in the that are not shaded are standard use cases.

^{2.} TIMEN[x] means that the timer is enabled (TSCR1[7]), the related channel is configured for output compare function (TIOS[x] or special output on a timer overflow event — configurable in TTOV[x]) and the timer output is routed to the port pin (TCTL1/TCTL2).



Table 2-39. Port Reset State Summary

Port	Reset States									
Port	Data Direction	Pull Mode	Reduced Drive	Wired-OR Mode	Interrupt					
Т	Input	Hi-z	Disabled	n/a	n/a					
S	Input	Pull up	Disabled	Disabled	n/a					
М	Input	Pull up	Disabled	Disabled	n/a					
Р	Input	Hi-z	Disabled	n/a	Disabled					
J	Input	Hi-z	Disabled	n/a	Disabled					
А					•					
В		Dofor to	MEDI Ploak Guida fa	er dataila						
Е	Refer to MEBI Block Guide for details.									
BKGD pin		Refer to	BDM Block Guide fo	r details.						

2.6 Interrupts

Port P and J generate a separate edge sensitive interrupt if enabled.

2.6.1 Interrupt Sources

Table 2-40. Port Integration Module Interrupt Sources

Interrupt Source	Interrupt Flag	Local Enable	Global (CCR) Mask		
Port P	PIFP[7:0]	PIEP[7:0]	l Bit		
Port J	PIFJ[7:6]	PIEJ[7:6]	l Bit		

NOTE

Vector addresses and their relative interrupt priority are determined at the MCU level.

2.6.2 Recovery from STOP

The PIM can generate wake-up interrupts from STOP on port P and J. For other sources of external interrupts please refer to the respective Block User Guide.

2.7 Application Information

It is not recommended to write PORTx and DDRx in a word access. When changing the register pins from inputs to outputs, the data may have extra transitions during the write access. Initialize the port data register before enabling the outputs.

Power consumption will increase the more the voltages on general purpose input pins deviate from the supply voltages towards mid-range because the digital input buffers operate in the linear region.



Chapter 3 Module Mapping Control (MMCV4) Block Description

Table 3-10. MEMSIZ0 Field Descriptions

Field	Description
	Allocated System FLASH or ROM Physical Memory Space — The allocated system FLASH or ROM physical memory space is as given in Table 3-11.
	Allocated Off-Chip FLASH or ROM Memory Space — The allocated off-chip FLASH or ROM memory space size is as given in Table 3-12.

Table 3-11. Allocated FLASH/ROM Physical Memory Space

rom_sw1:rom_sw0	Allocated FLASH or ROM Space
00	0K byte
01	16K bytes
10	48K bytes ⁽¹⁾
11	64K bytes ⁽¹⁾

NOTES:

Table 3-12. Allocated Off-Chip Memory Options

pag_sw1:pag_sw0	Off-Chip Space	On-Chip Space
00	876K bytes	128K bytes
01	768K bytes	256K bytes
10	512K bytes	512K bytes
11	0K byte	1M byte

NOTE

As stated, the bits in this register provide read visibility to the system memory space and on-chip/off-chip partitioning allocations defined at system integration. The actual array size for any given type of memory block may differ from the allocated size. Please refer to the device overview chapter for actual sizes.

^{1.} The ROMHM software bit in the MISC register determines the accessibility of the FLASH/ROM memory space. Please refer to Section 3.3.2.8, "Memory Size Register 1 (MEMSIZ1)," for a detailed functional description of the ROMHM bit.





4.3.1 Module Memory Map

Table 4-2. MEBI Memory Map

Address Offset	Use	Access
0x0000	Port A Data Register (PORTA)	R/W
0x0001	Port B Data Register (PORTB)	R/W
0x0002	Data Direction Register A (DDRA)	R/W
0x0003	Data Direction Register B (DDRB)	R/W
0x0004	Reserved	R
0x0005	Reserved	R
0x0006	Reserved	R
0x0007	Reserved	R
0x0008	Port E Data Register (PORTE)	R/W
0x0009	Data Direction Register E (DDRE)	R/W
0x000A	Port E Assignment Register (PEAR)	R/W
0x000B	Mode Register (MODE)	R/W
0x000C	Pull Control Register (PUCR)	R/W
0x000D	Reduced Drive Register (RDRIV)	R/W
0x000E	External Bus Interface Control Register (EBICTL)	R/W
0x000F	Reserved	R
0x001E	IRQ Control Register (IRQCR)	R/W
0x00032	Port K Data Register (PORTK)	R/W
0x00033	Data Direction Register K (DDRK)	R/W

4.3.2 Register Descriptions

4.3.2.1 Port A Data Register (PORTA)

Module Base + 0x0000 Starting address location affected by INITRG register setting.




Figure 4-2. Port A Data Register (PORTA)



Figure 6-11 shows the ACK handshake protocol in a command level timing diagram. The READ_BYTE instruction is used as an example. First, the 8-bit instruction opcode is sent by the host, followed by the address of the memory location to be read. The target BDM decodes the instruction. A bus cycle is grabbed (free or stolen) by the BDM and it executes the READ_BYTE operation. Having retrieved the data, the BDM issues an ACK pulse to the host controller, indicating that the addressed byte is ready to be retrieved. After detecting the ACK pulse, the host initiates the byte retrieval process. Note that data is sent in the form of a word and the host needs to determine which is the appropriate byte based on whether the address was odd or even.




Figure 6-11. Handshake Protocol at Command Level

Differently from the normal bit transfer (where the host initiates the transmission), the serial interface ACK handshake pulse is initiated by the target MCU by issuing a falling edge in the BKGD pin. The hardware handshake protocol in Figure 6-10 specifies the timing when the BKGD pin is being driven, so the host should follow this timing constraint in order to avoid the risk of an electrical conflict in the BKGD pin.

NOTE

The only place the BKGD pin can have an electrical conflict is when one side is driving low and the other side is issuing a speedup pulse (high). Other "highs" are pulled rather than driven. However, at low rates the time of the speedup pulse can become lengthy and so the potential conflict time becomes longer as well.

The ACK handshake protocol does not support nested ACK pulses. If a BDM command is not acknowledge by an ACK pulse, the host needs to abort the pending command first in order to be able to issue a new BDM command. When the CPU enters WAIT or STOP while the host issues a command that requires CPU execution (e.g., WRITE_BYTE), the target discards the incoming command due to the WAIT or STOP being detected. Therefore, the command is not acknowledged by the target, which means that the ACK pulse will not be issued in this case. After a certain time the host should decide to abort the ACK sequence in order to be free to issue a new command. Therefore, the protocol should provide a mechanism in which a command, and therefore a pending ACK, could be aborted.

NOTE

Differently from a regular BDM command, the ACK pulse does not provide a time out. This means that in the case of a WAIT or STOP instruction being executed, the ACK would be prevented from being issued. If not aborted, the ACK would remain pending indefinitely. See the handshake abort procedure described in Section 6.4.8, "Hardware Handshake Abort Procedure."



Chapter 7 Debug Module (DBGV1) Block Description

7.1 Introduction

This section describes the functionality of the debug (DBG) sub-block of the HCS12 core platform.

The DBG module is designed to be fully compatible with the existing BKP_HCS12_A module (BKP mode) and furthermore provides an on-chip trace buffer with flexible triggering capability (DBG mode). The DBG module provides for non-intrusive debug of application software. The DBG module is optimized for the HCS12 16-bit architecture.

7.1.1 Features

The DBG module in BKP mode includes these distinctive features:

- Full or dual breakpoint mode
 - Compare on address and data (full)
 - Compare on either of two addresses (dual)
- BDM or SWI breakpoint
 - Enter BDM on breakpoint (BDM)
 - Execute SWI on breakpoint (SWI)
- Tagged or forced breakpoint
 - Break just before a specific instruction will begin execution (TAG)
 - Break on the first instruction boundary after a match occurs (Force)
- Single, range, or page address compares
 - Compare on address (single)
 - Compare on address 256 byte (range)
 - Compare on any 16K page (page)
- At forced breakpoints compare address on read or write
- High and/or low byte data compares
- Comparator C can provide an additional tag or force breakpoint (enhancement for BKP mode)



Chapter 8 Analog-to-Digital Converter (ATD10B8C) Block Description

8.3.2.9 ATD Test Register 1 (ATDTEST1)

This register contains the SC bit used to enable special channel conversions.

Module Base + 0x0009




Figure 8-11. ATD Test Register 1 (ATDTEST1)

Read: Anytime, returns unpredictable values for Bit 7 and Bit 6

Write: Anytime

Table 8-14. ATDTEST1 Field Descriptions

Field	Description
0 SC	Special Channel Conversion Bit — If this bit is set, then special channel conversion can be selected using CC, CB, and CA of ATDCTL5. Table 8-15 lists the coding. 0 Special channel conversions disabled 1 Special channel conversions enabled Note: Always write remaining bits of ATDTEST1 (Bit7 to Bit1) zero when writing SC bit. Not doing so might result in unpredictable ATD behavior.

Table 8-15. Special Channel Select Coding

sc	СС	СВ	CA	Analog Input Channel
1	0	Х	Х	Reserved
1	1	0	0	V _{RH}
1	1	0	1	V _{RL}
1	1	1	0	(V _{RH} +V _{RL}) / 2
1	1	1	1	Reserved



9.3.2.2 CRG Reference Divider Register (REFDV)

The REFDV register provides a finer granularity for the PLL multiplier steps. The count in the reference divider divides OSCCLK frequency by REFDV + 1.

Module Base + 0x0001




Figure 9-5. CRG Reference Divider Register (REFDV)

Read: anytime

Write: anytime except when PLLSEL = 1

NOTE

Write to this register initializes the lock detector bit and the track detector bit.

9.3.2.3 Reserved Register (CTFLG)

This register is reserved for factory testing of the CRGV4 module and is not available in normal modes.

Module Base + 0x0002




Figure 9-6. CRG Reserved Register (CTFLG)

Read: always reads 0x0000 in normal modes

Write: unimplemented in normal modes

NOTE

Writing to this register when in special mode can alter the CRGV4 functionality.



Chapter 9 Clocks and Reset Generator (CRGV4) Block Description

NOTE

In order to detect a potential clock loss, the CME bit should be always enabled (CME=1).

If CME bit is disabled and the MCU is configured to run on PLL clock (PLLCLK), a loss of external clock (OSCCLK) will not be detected and will cause the system clock to drift towards the VCO's minimum frequency f_{SCM} . As soon as the external clock is available again the system clock ramps up to its PLL target frequency. If the MCU is running on external clock any loss of clock will cause the system to go static.

9.4.8 Low-Power Operation in Run Mode

The RTI can be stopped by setting the associated rate select bits to 0.

The COP can be stopped by setting the associated rate select bits to 0.

9.4.9 Low-Power Operation in Wait Mode

The WAI instruction puts the MCU in a low power consumption stand-by mode depending on setting of the individual bits in the CLKSEL register. All individual wait mode configuration bits can be superposed. This provides enhanced granularity in reducing the level of power consumption during wait mode. Table 9-10 lists the individual configuration bits and the parts of the MCU that are affected in wait mode.

	PLLWAI	CWAI	SYSWAI	RTIWAI	COPWAI	ROAWAI
PLL	stopped	_	_	_	_	_
Core	_	stopped	stopped	_	_	_
System	_	_	stopped	_	_	_
RTI	_	_	_	stopped	_	_
СОР	_	_	_	_	stopped	_
Oscillator	_	_	_	_	_	reduced ⁽¹⁾

Table 9-10. MCU Configuration During Wait Mode

After executing the WAI instruction the core requests the CRG to switch MCU into wait mode. The CRG then checks whether the PLLWAI, CWAI and SYSWAI bits are asserted (see Figure 9-23). Depending on the configuration the CRG switches the system and core clocks to OSCCLK by clearing the PLLSEL bit, disables the PLL, disables the core clocks and finally disables the remaining system clocks. As soon as all clocks are switched off wait mode is active.

^{1.} Refer to oscillator block description for availability of a reduced oscillator amplitude.



Chapter 11 Oscillator (OSCV2) Block Description

11.3 Memory Map and Register Definition

The CRG contains the registers and associated bits for controlling and monitoring the OSCV2 module.

11.4 Functional Description

The OSCV2 block has two external pins, EXTAL and XTAL. The oscillator input pin, EXTAL, is intended to be connected to either a crystal or an external clock source. The selection of Colpitts oscillator or Pierce oscillator/external clock depends on the XCLKS signal which is sampled during reset. The XTAL pin is an output signal that provides crystal circuit feedback.

A buffered EXTAL signal, OSCCLK, becomes the internal reference clock. To improve noise immunity, the oscillator is powered by the V_{DDPLL} and V_{SSPLL} power supply pins.

The Pierce oscillator can be used for higher frequencies compared to the low power Colpitts oscillator.

11.4.1 Amplitude Limitation Control (ALC)

The Colpitts oscillator is equipped with a feedback system which does not waste current by generating harmonics. Its configuration is "Colpitts oscillator with translated ground." The transconductor used is driven by a current source under the control of a peak detector which will measure the amplitude of the AC signal appearing on EXTAL node in order to implement an amplitude limitation control (ALC) loop. The ALC loop is in charge of reducing the quiescent current in the transconductor as a result of an increase in the oscillation amplitude. The oscillation amplitude can be limited to two values. The normal amplitude which is intended for non power saving modes and a small amplitude which is intended for low power operation modes. Please refer to the CRG block description chapter for the control and assignment of the amplitude value to operation modes.

11.4.2 Clock Monitor (CM)

The clock monitor circuit is based on an internal resistor-capacitor (RC) time delay so that it can operate without any MCU clocks. If no OSCCLK edges are detected within this RC time delay, the clock monitor indicates a failure which asserts self clock mode or generates a system reset depending on the state of SCME bit. If the clock monitor is disabled or the presence of clocks is detected no failure is indicated. The clock monitor function is enabled/disabled by the CME control bit, described in the CRG block description chapter.

11.5 Interrupts

OSCV2 contains a clock monitor, which can trigger an interrupt or reset. The control bits and status bits for the clock monitor are described in the CRG block description chapter.



Chapter 12 Pulse-Width Modulator (PWM8B6CV1) Block Description

• The channel is disabled

In this way, the output of the PWM will always be either the old waveform or the new waveform, not some variation in between. If the channel is not enabled, then writes to the period register will go directly to the latches as well as the buffer.

NOTE

Reads of this register return the most recent value written. Reads do not necessarily return the value of the currently active period due to the double buffering scheme.

Reference Section 12.4.2.3, "PWM Period and Duty," for more information.

To calculate the output period, take the selected clock source period for the channel of interest (A, B, SA, or SB) and multiply it by the value in the period register for that channel:

- Left aligned output (CAEx = 0)
- PWMx period = channel clock period * PWMPERx center aligned output (CAEx = 1)
- PWMx period = channel clock period * (2 * PWMPERx)

For boundary case programming values, please refer to Section 12.4.2.8, "PWM Boundary Cases."

Module Base + 0x0012




Figure 12-21. PWM Channel Period Registers (PWMPER0)

Module Base + 0x0013




Figure 12-22. PWM Channel Period Registers (PWMPER1)

Module Base + 0x0014




Figure 12-23. PWM Channel Period Registers (PWMPER2)



In Figure 13-14 the verification samples RT3 and RT5 determine that the first low detected was noise and not the beginning of a start bit. The RT clock is reset and the start bit search begins again. The noise flag is not set because the noise occurred before the start bit was found.




Figure 13-14. Start Bit Search Example 1

In Figure 13-15, verification sample at RT3 is high. The RT3 sample sets the noise flag. Although the perceived bit time is misaligned, the data samples RT8, RT9, and RT10 are within the bit time and data recovery is successful.




Figure 13-15. Start Bit Search Example 2



Chapter 17 16 Kbyte Flash Module (S12FTS16KV1)

17.4.1.3 Valid Flash Commands

Table 17-15 summarizes the valid Flash commands along with the effects of the commands on the Flash array.

Table 17-15. Valid Flash Commands

FCMD	Meaning	Function on Flash Array
0x05	Erase Verify	Verify all bytes in the Flash array are erased. If the Flash array is erased, the BLANK bit will set in the FSTAT register upon command completion.
0x20	Program	Program a word (2 bytes) in the Flash array.
0x40	Sector Erase	Erase all 512 bytes in a sector of the Flash array.
0x41	Mass Erase	Erase all bytes in the Flash array. A mass erase of the full Flash array is only possible when FPHDIS and FPOPEN bits in the FPROT register are set prior to launching the command.

CAUTION

A Flash word must be in the erased state before being programmed. Cumulative programming of bits within a Flash word is not allowed.



Table 20-2. Flash Array Memory Map Summary

MCU Address Range	PPAGE	Protectable Low Range	Protectable High Range	Array Relative Address ⁽¹⁾
0x0000-0x3FFF ⁽²⁾	Unpaged (0x3D)	N.A.	N.A.	0x14000-0x17FFF
0x4000-0x7FFF	Unpaged	0x4000-0x43FF	N.A.	0x18000-0x1BFFF
	(0x3E)	0x4000-0x47FF		
		0x4000-0x4FFF		
		0x4000-0x5FFF		
0x8000-0xBFFF	0x38	N.A.	N.A.	0x00000-0x03FFF
	0x39	N.A.	N.A.	0x04000-0x07FFF
	0x3A	N.A.	N.A.	0x08000-0x0BFFF
	0x3B	N.A.	N.A.	0x0C000-0x0FFFF
	0x3C	N.A.	N.A.	0x10000-0x13FFF
	0x3D	N.A.	N.A.	0x14000-0x17FFF
	0x3E	0x8000-0x83FF	N.A.	0x18000-0x1BFFF
		0x8000-0x87FF		
		0x8000-0x8FFF		
		0x8000-0x9FFF		
	0x3F	N.A.	0xB800-0xBFFF	0x1C000-0x1FFFF
			0xB000-0xBFFF	
			0xA000-0xBFFF	
			0x8000-0xBFFF	
0xC000-0xFFFF	Unpaged	N.A.	0xF800-0xFFFF	0x1C000-0x1FFFF
	(0x3F)		0xF000-0xFFFF	
			0xE000-0xFFFF	
			0xC000-0xFFFF	

^{1.} Inside Flash block.

^{2.} If allowed by MCU.



Chapter 20 96 Kbyte Flash Module (S12FTS96KV1)

Table 20-10. Flash Protection Function

FPOPEN	FPHDIS	FPHS[1]	FPHS[0]	FPLDIS	FPLS[1]	FPLS[0]	Function ⁽¹⁾
1	1	х	х	1	х	х	No protection
1	1	х	х	0	х	х	Protect low range
1	0	х	х	1	х	х	Protect high range
1	0	х	х	0	х	х	Protect high and low ranges
0	1	х	х	1	х	х	Full Flash array protected
0	0	х	х	1	х	х	Unprotected high range
0	1	х	х	0	х	х	Unprotected low range
0	0	х	х	0	х	х	Unprotected high and low ranges

^{1.} For range sizes refer to Table 20-11 and Table 20-12 or .

Table 20-11. Flash Protection Higher Address Range

FPHS[1:0]	Address Range	Range Size
00	0xF800-0xFFFF	2 Kbytes
01	0xF000-0xFFFF	4 Kbytes
10	0xE000-0xFFFF	8 Kbytes
11	0xC000-0xFFFF	16 Kbytes

Table 20-12. Flash Protection Lower Address Range

FPLS[1:0]	Address Range	Range Size
00	0x4000-0x43FF	1 Kbyte
01	0x4000-0x47FF	2 Kbytes
10	0x4000-0x4FFF	4 Kbytes
11	0x4000-0x5FFF	8 Kbytes

Figure 20-11 illustrates all possible protection scenarios. Although the protection scheme is loaded from the Flash array after reset, it is allowed to change in normal modes. This protection scheme can be used by applications requiring re-programming in single chip mode while providing as much protection as possible if no re-programming is required.



20.4.2 Operating Modes

20.4.2.1 Wait Mode

If the MCU enters wait mode while a Flash command is active (CCIF = 0), that command and any buffered command will be completed.

The Flash module can recover the MCU from wait mode if the interrupts are enabled (see Section 20.4.5).

20.4.2.2 Stop Mode

If the MCU enters stop mode while a Flash command is active (CCIF = 0), that command will be aborted and the data being programmed or erased is lost. The high voltage circuitry to the Flash array will be switched off when entering stop mode. CCIF and ACCERR flags will be set. Upon exit from stop mode, the CBEIF flag will be set and any buffered command will not be executed. The ACCERR flag must be cleared before returning to normal operation.

NOTE

As active Flash commands are immediately aborted when the MCU enters stop mode, it is strongly recommended that the user does not use the STOP instruction during program and erase execution.

20.4.2.3 Background Debug Mode

In background debug mode (BDM), the FPROT register is writable. If the MCU is unsecured, then all Flash commands listed in Table 20-17 can be executed. If the MCU is secured and is in special single chip mode, the only possible command to execute is mass erase.

20.4.3 Flash Module Security

The Flash module provides the necessary security information to the MCU. After each reset, the Flash module determines the security state of the MCU as defined in Section 20.3.2.2, "Flash Security Register (FSEC)".

The contents of the Flash security/options byte at address 0xFF0F in the Flash configuration field must be changed directly by programming address 0xFF0F when the device is unsecured and the higher address sector is unprotected. If the Flash security/options byte is left in the secure state, any reset will cause the MCU to return to the secure operating mode.

20.4.3.1 Unsecuring the MCU using Backdoor Key Access

The MCU may only be unsecured by using the backdoor key access feature which requires knowledge of the contents of the backdoor key (four 16-bit words programmed at addresses 0xFF00–0xFF07). If KEYEN[1:0] = 1:0 and the KEYACC bit is set, a write to a backdoor key address in the Flash array triggers a comparison between the written data and the backdoor key data stored in the Flash array. If all four words of data are written to the correct addresses in the correct order and the data matches the backdoor key stored in the Flash array, the MCU will be unsecured. The data must be written to the backdoor key



Chapter 21 128 Kbyte Flash Module (S12FTS128K1V1)

Table 21-13. FSTAT Field Descriptions

Field	Description
5 PVIOL	Protection Violation — The PVIOL flag indicates an attempt was made to program or erase an address in a protected Flash array memory area. The PVIOL flag is cleared by writing a 1 to PVIOL. Writing a 0 to the PVIOL flag has no effect on PVIOL. While PVIOL is set, it is not possible to launch another command. O No protection violation detected Protection violation has occurred
4 ACCERR	Access Error — The ACCERR flag indicates an illegal access to the Flash array caused by either a violation of the command write sequence, issuing an illegal command (illegal combination of the CMDBx bits in the FCMD register) or the execution of a CPU STOP instruction while a command is executing (CCIF=0). The ACCERR flag is cleared by writing a 1 to ACCERR. Writing a 0 to the ACCERR flag has no effect on ACCERR. While ACCERR is set, it is not possible to launch another command. O No access error detected Access error has occurred
2 BLANK	Flash Array Has Been Verified as Erased — The BLANK flag indicates that an erase verify command has checked the Flash array and found it to be erased. The BLANK flag is cleared by hardware when CBEIF is cleared as part of a new valid command write sequence. Writing to the BLANK flag has no effect on BLANK. O If an erase verify command has been requested, and the CCIF flag is set, then a 0 in BLANK indicates the array is not erased 1 Flash array verifies as erased
1 FAIL	Flag Indicating a Failed Flash Operation — In special modes, the FAIL flag will set if the erase verify operation fails (Flash array verified as not erased). Writing a 0 to the FAIL flag has no effect on FAIL. The FAIL flag is cleared by writing a 1 to FAIL. While FAIL is set, it is not possible to launch another command. O Flash operation completed without error I Flash operation failed
0 DONE	Flag Indicating a Failed Operation is not Active — In special modes, the DONE flag will clear if a program, erase, or erase verify operation is active. O Flash operation is active 1 Flash operation is not active

21.3.2.7 Flash Command Register (FCMD)

The FCMD register defines the Flash commands.

Module Base + 0x0006




Figure 21-11. Flash Command Register (FCMD)

Bits CMDB6, CMDB5, CMDB2, and CMDB0 are readable and writable during a command write sequence while bits 7, 4, 3, and 1 read 0 and are not writable.



Chapter 21 128 Kbyte Flash Module (S12FTS128K1V1)

21.4.1.3 Valid Flash Commands

Table 21-16 summarizes the valid Flash commands along with the effects of the commands on the Flash array.

Table 21-16. Valid Flash Commands

FCMD	Meaning	Function on Flash Array
0x05	Erase Verify	Verify all bytes in the Flash array are erased. If the Flash array is erased, the BLANK bit will set in the FSTAT register upon command completion.
0x20	Program	Program a word (2 bytes) in the Flash array.
0x40	Sector Erase	Erase all 1024 bytes in a sector of the Flash array.
0x41	Mass Erase	Erase all bytes in the Flash array. A mass erase of the full Flash array is only possible when FPLDIS, FPHDIS, and FPOPEN bits in the FPROT register are set prior to launching the command.

CAUTION

A Flash word must be in the erased state before being programmed. Cumulative programming of bits within a Flash word is not allowed.