




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                      |
| Core Processor             | HCS12                                                                                                                                                         |
| Core Size                  | 16-Bit                                                                                                                                                        |
| Speed                      | 25MHz                                                                                                                                                         |
| Connectivity               | EBI/EMI, SCI, SPI                                                                                                                                             |
| Peripherals                | POR, PWM, WDT                                                                                                                                                 |
| Number of I/O              | 35                                                                                                                                                            |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 4K x 8                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.35V ~ 5.5V                                                                                                                                                  |
| Data Converters            | A/D 8x10b                                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                            |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 52-LQFP                                                                                                                                                       |
| Supplier Device Package    | 52-TQFP (10x10)                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12gc128vpbe">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12gc128vpbe</a> |

|        |                                            |     |
|--------|--------------------------------------------|-----|
| 12.1.1 | Features                                   | 347 |
| 12.1.2 | Modes of Operation                         | 347 |
| 12.1.3 | Block Diagram                              | 348 |
| 12.2   | External Signal Description                | 348 |
| 12.2.1 | PWM5 — Pulse Width Modulator Channel 5 Pin | 348 |
| 12.2.2 | PWM4 — Pulse Width Modulator Channel 4 Pin | 348 |
| 12.2.3 | PWM3 — Pulse Width Modulator Channel 3 Pin | 348 |
| 12.2.4 | PWM2 — Pulse Width Modulator Channel 2 Pin | 349 |
| 12.2.5 | PWM1 — Pulse Width Modulator Channel 1 Pin | 349 |
| 12.2.6 | PWM0 — Pulse Width Modulator Channel 0 Pin | 349 |
| 12.3   | Memory Map and Register Definition         | 349 |
| 12.3.1 | Module Memory Map                          | 349 |
| 12.3.2 | Register Descriptions                      | 351 |
| 12.4   | Functional Description                     | 371 |
| 12.4.1 | PWM Clock Select                           | 371 |
| 12.4.2 | PWM Channel Timers                         | 374 |
| 12.5   | Resets                                     | 381 |
| 12.6   | Interrupts                                 | 381 |

## Chapter 13

### Serial Communications Interface (S12SCIV2)

#### Block Description

|        |                             |     |
|--------|-----------------------------|-----|
| 13.1   | Introduction                | 383 |
| 13.1.1 | Glossary                    | 383 |
| 13.1.2 | Features                    | 383 |
| 13.1.3 | Modes of Operation          | 384 |
| 13.1.4 | Block Diagram               | 385 |
| 13.2   | External Signal Description | 385 |
| 13.2.1 | TXD-SCI Transmit Pin        | 385 |
| 13.2.2 | RXD-SCI Receive Pin         | 385 |
| 13.3   | Memory Map and Registers    | 386 |
| 13.3.1 | Module Memory Map           | 386 |
| 13.3.2 | Register Descriptions       | 386 |
| 13.4   | Functional Description      | 394 |
| 13.4.1 | Data Format                 | 395 |
| 13.4.2 | Baud Rate Generation        | 396 |
| 13.4.3 | Transmitter                 | 397 |
| 13.4.4 | Receiver                    | 400 |
| 13.4.5 | Single-Wire Operation       | 409 |
| 13.4.6 | Loop Operation              | 409 |
| 13.5   | Initialization Information  | 409 |
| 13.5.1 | Reset Initialization        | 409 |
| 13.5.2 | Interrupt Operation         | 410 |
| 13.5.3 | Recovery from Wait Mode     | 411 |

#### 2.4.1.4 Reduced Drive Register

If the port is used as an output the register allows the configuration of the drive strength.

#### 2.4.1.5 Pull Device Enable Register

This register turns on a pull-up or pull-down device. It becomes only active if the pin is used as an input or as a wired-or output.

#### 2.4.1.6 Polarity Select Register

This register selects either a pull-up or pull-down device if enabled. It becomes only active if the pin is used as an input. A pull-up device can be activated if the pin is used as a wired-OR output.

### 2.4.2 Port Descriptions

#### 2.4.2.1 Port T

This port is associated with the Standard Capture Timer. PWM output channels can be rerouted from port P to port pins T. In all modes, port T pins can be used for either general-purpose I/O, Standard Capture Timer I/O or as PWM channels module, if so configured by MODRR.

During reset, port T pins are configured as high-impedance inputs.

#### 2.4.2.2 Port S

This port is associated with the serial SCI module. Port S pins PS[3:0] can be used either for general-purpose I/O, or with the SCI subsystem.

During reset, port S pins are configured as inputs with pull-up.

#### 2.4.2.3 Port M

This port is associated with the MSCAN and SPI module. Port M pins PM[5:0] can be used either for general-purpose I/O, with the MSCAN or SPI subsystems.

During reset, port M pins are configured as inputs with pull-up.

#### 2.4.2.4 Port AD

This port is associated with the ATD module. Port AD pins can be used either for general-purpose I/O, or for the ATD subsystem. There are 2 data port registers associated with the Port AD: PTAD[7:0], located in the PIM and PORTAD[7:0] located in the ATD.

To use PTAD[n] as a standard input port, the corresponding DDRD[n] must be cleared. To use PTAD[n] as a standard output port, the corresponding DDRD[n] must be set

NOTE: To use PORTAD[n], located in the ATD as an input port register, DDRD[n] must be cleared and ATDDIEN[n] must be set. *Please refer to ATD Block Guide for details.*


# Chapter 3

## Module Mapping Control (MMCV4) Block Description

### 3.1 Introduction

This section describes the functionality of the module mapping control (MMC) sub-block of the S12 core platform.

The block diagram of the MMC is shown in [Figure 3-1](#).



**Figure 3-1. MMC Block Diagram**

The MMC is the sub-module which controls memory map assignment and selection of internal resources and external space. Internal buses between the core and memories and between the core and peripherals is controlled in this module. The memory expansion is generated in this module.

**Table 4-8. MODC, MODB, and MODA Write Capability<sup>(1)</sup>**

| MODC | MODB | MODA | Mode                   | MODx Write Capability                                            |
|------|------|------|------------------------|------------------------------------------------------------------|
| 0    | 0    | 0    | Special single chip    | MODC, MODB, and MODA write anytime but not to 110 <sup>(2)</sup> |
| 0    | 0    | 1    | Emulation narrow       | No write                                                         |
| 0    | 1    | 0    | Special test           | MODC, MODB, and MODA write anytime but not to 110 <sup>(2)</sup> |
| 0    | 1    | 1    | Emulation wide         | No write                                                         |
| 1    | 0    | 0    | Normal single chip     | MODC write never, MODB and MODA write once but not to 110        |
| 1    | 0    | 1    | Normal expanded narrow | No write                                                         |
| 1    | 1    | 0    | Special peripheral     | No write                                                         |
| 1    | 1    | 1    | Normal expanded wide   | No write                                                         |

1. No writes to the MOD bits are allowed while operating in a secure mode. For more details, refer to the device overview chapter.
2. If you are in a special single-chip or special test mode and you write to this register, changing to normal single-chip mode, then one allowed write to this register remains. If you write to normal expanded or emulation mode, then no writes remain.

### 4.3.2.10 Pull Control Register (PUCR)

Module Base + 0x000C

Starting address location affected by INITRG register setting.

|                    | 7     | 6 | 5 | 4     | 3 | 2 | 1     | 0     |
|--------------------|-------|---|---|-------|---|---|-------|-------|
| R                  | PUPKE | 0 | 0 | PUPEE | 0 | 0 | PUPBE | PUPAE |
| W                  |       |   |   |       |   |   |       |       |
| Reset <sup>1</sup> | 1     | 0 | 0 | 1     | 0 | 0 | 0     | 0     |

**NOTES:**

1. The default value of this parameter is shown. Please refer to the device overview chapter to determine the actual reset state of this register.

 = Unimplemented or Reserved

**Figure 4-14. Pull Control Register (PUCR)**

Read: Anytime (provided this register is in the map).

Write: Anytime (provided this register is in the map).

This register is used to select pull resistors for the pins associated with the core ports. Pull resistors are assigned on a per-port basis and apply to any pin in the corresponding port that is currently configured as an input. The polarity of these pull resistors is determined by chip integration. Please refer to the device overview chapter to determine the polarity of these resistors.

### 4.3.2.16 Port K Data Direction Register (DDRK)

Module Base + 0x0033

Starting address location affected by INITRG register setting.

|       |       |   |   |   |   |   |   |       |
|-------|-------|---|---|---|---|---|---|-------|
|       | 7     | 6 | 5 | 4 | 3 | 2 | 1 | 0     |
| R     | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| W     |       |   |   |   |   |   |   |       |
| Reset | 0     | 0 | 0 | 0 | 0 | 0 | 0 | 0     |

Figure 4-20. Port K Data Direction Register (DDRK)

Read: Anytime

Write: Anytime

This register determines the primary direction for each port K pin configured as general-purpose I/O. This register is not in the map in peripheral or expanded modes while the EMK control bit in MODE register is set. Therefore, these accesses will be echoed externally.

Table 4-14. EBICTL Field Descriptions

| Field       | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0<br>DDRK | <p><b>Data Direction Port K Bits</b></p> <p>0 Associated pin is a high-impedance input</p> <p>1 Associated pin is an output</p> <p><b>Note:</b> It is unwise to write PORTK and DDRK as a word access. If you are changing port K pins from inputs to outputs, the data may have extra transitions during the write. It is best to initialize PORTK before enabling as outputs.</p> <p><b>Note:</b> To ensure that you read the correct value from the PORTK pins, always wait at least one cycle after writing to the DDRK register before reading from the PORTK register.</p> |

## 4.4 Functional Description

### 4.4.1 Detecting Access Type from External Signals

The external signals  $\overline{\text{LSTRB}}$ ,  $\text{R}/\overline{\text{W}}$ , and  $\text{AB0}$  indicate the type of bus access that is taking place. Accesses to the internal RAM module are the only type of access that would produce  $\overline{\text{LSTRB}} = \text{AB0} = 1$ , because the internal RAM is specifically designed to allow misaligned 16-bit accesses in a single cycle. In these cases the data for the address that was accessed is on the low half of the data bus and the data for address + 1 is on the high half of the data bus. This is summarized in Table 4-15.

Table 4-15. Access Type vs. Bus Control Pins

| $\overline{\text{LSTRB}}$ | $\text{AB0}$ | $\text{R}/\overline{\text{W}}$ | Type of Access                 |
|---------------------------|--------------|--------------------------------|--------------------------------|
| 1                         | 0            | 1                              | 8-bit read of an even address  |
| 0                         | 1            | 1                              | 8-bit read of an odd address   |
| 1                         | 0            | 0                              | 8-bit write of an even address |
| 0                         | 1            | 0                              | 8-bit write of an odd address  |

## 6.3.2 Register Descriptions

| Register Name |   | Bit 7 | 6      | 5     | 4     | 3     | 2     | 1     | Bit 0 |
|---------------|---|-------|--------|-------|-------|-------|-------|-------|-------|
| 0xFF00        | R | X     | X      | X     | X     | X     | X     | 0     | 0     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF01        | R | ENBDM | BDMACT | ENTAG | SDV   | TRACE | CLKSW | UNSEC | 0     |
| BDMSTS        | W |       |        |       |       |       |       |       |       |
| 0xFF02        | R | X     | X      | X     | X     | X     | X     | X     | X     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF03        | R | X     | X      | X     | X     | X     | X     | X     | X     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF04        | R | X     | X      | X     | X     | X     | X     | X     | X     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF05        | R | X     | X      | X     | X     | X     | X     | X     | X     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF06        | R | CCR7  | CCR6   | CCR5  | CCR4  | CCR3  | CCR2  | CCR1  | CCR0  |
| BDMCCR        | W |       |        |       |       |       |       |       |       |
| 0xFF07        | R | 0     | REG14  | REG13 | REG12 | REG11 | 0     | 0     | 0     |
| BDMINR        | W |       |        |       |       |       |       |       |       |
| 0xFF08        | R | 0     | 0      | 0     | 0     | 0     | 0     | 0     | 0     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF09        | R | 0     | 0      | 0     | 0     | 0     | 0     | 0     | 0     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF0A        | R | X     | X      | X     | X     | X     | X     | X     | X     |
| Reserved      | W |       |        |       |       |       |       |       |       |
| 0xFF0B        | R | X     | X      | X     | X     | X     | X     | X     | X     |
| Reserved      | W |       |        |       |       |       |       |       |       |

X

= Unimplemented, Reserved

= Indeterminate

0

= Implemented (do not alter)

= Always read zero

**Figure 6-2. BDM Register Summary**

**Table 8-8. Clock Prescaler Values**

| Prescale Value | Total Divisor Value | Maximum Bus Clock <sup>(1)</sup> | Minimum Bus Clock <sup>(2)</sup> |
|----------------|---------------------|----------------------------------|----------------------------------|
| 00000          | Divide by 2         | 4 MHz                            | 1 MHz                            |
| 00001          | Divide by 4         | 8 MHz                            | 2 MHz                            |
| 00010          | Divide by 6         | 12 MHz                           | 3 MHz                            |
| 00011          | Divide by 8         | 16 MHz                           | 4 MHz                            |
| 00100          | Divide by 10        | 20 MHz                           | 5 MHz                            |
| 00101          | Divide by 12        | 24 MHz                           | 6 MHz                            |
| 00110          | Divide by 14        | 28 MHz                           | 7 MHz                            |
| 00111          | Divide by 16        | 32 MHz                           | 8 MHz                            |
| 01000          | Divide by 18        | 36 MHz                           | 9 MHz                            |
| 01001          | Divide by 20        | 40 MHz                           | 10 MHz                           |
| 01010          | Divide by 22        | 44 MHz                           | 11 MHz                           |
| 01011          | Divide by 24        | 48 MHz                           | 12 MHz                           |
| 01100          | Divide by 26        | 52 MHz                           | 13 MHz                           |
| 01101          | Divide by 28        | 56 MHz                           | 14 MHz                           |
| 01110          | Divide by 30        | 60 MHz                           | 15 MHz                           |
| 01111          | Divide by 32        | 64 MHz                           | 16 MHz                           |
| 10000          | Divide by 34        | 68 MHz                           | 17 MHz                           |
| 10001          | Divide by 36        | 72 MHz                           | 18 MHz                           |
| 10010          | Divide by 38        | 76 MHz                           | 19 MHz                           |
| 10011          | Divide by 40        | 80 MHz                           | 20 MHz                           |
| 10100          | Divide by 42        | 84 MHz                           | 21 MHz                           |
| 10101          | Divide by 44        | 88 MHz                           | 22 MHz                           |
| 10110          | Divide by 46        | 92 MHz                           | 23 MHz                           |
| 10111          | Divide by 48        | 96 MHz                           | 24 MHz                           |
| 11000          | Divide by 50        | 100 MHz                          | 25 MHz                           |
| 11001          | Divide by 52        | 104 MHz                          | 26 MHz                           |
| 11010          | Divide by 54        | 108 MHz                          | 27 MHz                           |
| 11011          | Divide by 56        | 112 MHz                          | 28 MHz                           |
| 11100          | Divide by 58        | 116 MHz                          | 29 MHz                           |
| 11101          | Divide by 60        | 120 MHz                          | 30 MHz                           |
| 11110          | Divide by 62        | 124 MHz                          | 31 MHz                           |
| 11111          | Divide by 64        | 128 MHz                          | 32 MHz                           |


1. Maximum ATD conversion clock frequency is 2 MHz. The maximum allowed bus clock frequency is shown in this column.

2. Minimum ATD conversion clock frequency is 500 kHz. The minimum allowed bus clock frequency is shown in this column.

### 8.3.2.10 ATD Status Register 1 (ATDSTAT1)

This read-only register contains the Conversion Complete Flags.

Module Base + 0x000B



**Figure 8-12. ATD Status Register 1 (ATDSTAT1)**

Read: Anytime

Write: Anytime, no effect

**Table 8-16. ATDSTAT1 Field Descriptions**

| Field           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7–0<br>CCF[7:0] | <p><b>Conversion Complete Flag x (x = 7, 6, 5, 4, 3, 2, 1, 0)</b> — A conversion complete flag is set at the end of each conversion in a conversion sequence. The flags are associated with the conversion position in a sequence (and also the result register number). Therefore, CCF0 is set when the first conversion in a sequence is complete and the result is available in result register ATDDR0; CCF1 is set when the second conversion in a sequence is complete and the result is available in ATDDR1, and so forth. A flag CCFx (x = 7, 6, 5, 4, 3, 2, 1, 0) is cleared when one of the following occurs:</p> <ul style="list-style-type: none"> <li>A) Write to ATDCTL5 (a new conversion sequence is started)</li> <li>B) If AFFC = 0 and read of ATDSTAT1 followed by read of result register ATDDRx</li> <li>C) If AFFC = 1 and read of result register ATDDRx</li> </ul> <p>0 Conversion number x not completed<br/>1 Conversion number x has completed, result ready in ATDDRx</p> |

## Chapter 9

# Clocks and Reset Generator (CRGV4) Block Description


### 9.1 Introduction

This specification describes the function of the clocks and reset generator (CRGV4).

#### 9.1.1 Features

The main features of this block are:

- Phase-locked loop (PLL) frequency multiplier
  - Reference divider
  - Automatic bandwidth control mode for low-jitter operation
  - Automatic frequency lock detector
  - CPU interrupt on entry or exit from locked condition
  - Self-clock mode in absence of reference clock
- System clock generator
  - Clock quality check
  - Clock switch for either oscillator- or PLL-based system clocks
  - User selectable disabling of clocks during wait mode for reduced power consumption
- Computer operating properly (COP) watchdog timer with time-out clear window
- System reset generation from the following possible sources:
  - Power-on reset
  - Low voltage reset  
Refer to the device overview section for availability of this feature.
  - COP reset
  - Loss of clock reset
  - External pin reset
- Real-time interrupt (RTI)



<sup>1</sup> Refer to the device overview section for availability of the low-voltage reset feature.

Figure 9-1. CRG Block Diagram

## 9.2 External Signal Description

This section lists and describes the signals that connect off chip.


### 9.2.1 $V_{DDPLL}$ , $V_{SSPLL}$ — PLL Operating Voltage, PLL Ground

These pins provides operating voltage ( $V_{DDPLL}$ ) and ground ( $V_{SSPLL}$ ) for the PLL circuitry. This allows the supply voltage to the PLL to be independently bypassed. Even if PLL usage is not required  $V_{DDPLL}$  and  $V_{SSPLL}$  must be connected properly.

### 9.2.2 XFC — PLL Loop Filter Pin

A passive external loop filter must be placed on the XFC pin. The filter is a second-order, low-pass filter to eliminate the VCO input ripple. The value of the external filter network and the reference frequency determines the speed of the corrections and the stability of the PLL. Refer to the device overview chapter for calculation of PLL loop filter (XFC) components. If PLL usage is not required the XFC pin must be tied to  $V_{DDPLL}$ .

### 9.4.5 Computer Operating Properly Watchdog (COP)



**Figure 9-21. Clock Chain for COP**

The COP (free running watchdog timer) enables the user to check that a program is running and sequencing properly. The COP is disabled out of reset. When the COP is being used, software is responsible for keeping the COP from timing out. If the COP times out it is an indication that the software is no longer being executed in the intended sequence; thus a system reset is initiated (see [Section 9.5.2, “Computer Operating Properly Watchdog \(COP\) Reset”](#)). The COP runs with a gated OSCCLK (see [Section Figure 9-21., “Clock Chain for COP”](#)). Three control bits in the COPCTL register allow selection of seven COP time-out periods.

When COP is enabled, the program must write 0x0055 and 0x00AA (in this order) to the ARMCOP register during the selected time-out period. As soon as this is done, the COP time-out period is restarted. If the program fails to do this and the COP times out, the part will reset. Also, if any value other than 0x0055 or 0x00AA is written, the part is immediately reset.

Windowed COP operation is enabled by setting WCOP in the COPCTL register. In this mode, writes to the ARMCOP register to clear the COP timer must occur in the last 25% of the selected time-out period. A premature write will immediately reset the part.

If PCE bit is set, the COP will continue to run in pseudo-stop mode.

### 9.4.6 Real-Time Interrupt (RTI)

The RTI can be used to generate a hardware interrupt at a fixed periodic rate. If enabled (by setting RTIE=1), this interrupt will occur at the rate selected by the RTICTL register. The RTI runs with a gated OSCCLK (see [Section Figure 9-22., “Clock Chain for RTI”](#)). At the end of the RTI time-out period the RTIF flag is set to 1 and a new RTI time-out period starts immediately.

A write to the RTICTL register restarts the RTI time-out period.

### NOTE

Reading this register when in any other mode other than sleep or initialization mode may return an incorrect value. For MCUs with dual CPUs, this may result in a CPU fault condition.

Writing to this register when in special modes can alter the MSCAN functionality.

#### 10.3.2.15 MSCAN Transmit Error Counter (CANTXERR)

This register reflects the status of the MSCAN transmit error counter.

Module Base + 0x000F

|        | 7               | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|-----------------|--------|--------|--------|--------|--------|--------|--------|
| R      | TXERR7          | TXERR6 | TXERR5 | TXERR4 | TXERR3 | TXERR2 | TXERR1 | TXERR0 |
| W      |                 |        |        |        |        |        |        |        |
| Reset: | 0               | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
|        | = Unimplemented |        |        |        |        |        |        |        |

**Figure 10-18. MSCAN Transmit Error Counter (CANTXERR)**

Read: Only when in sleep mode (SLPRQ = 1 and SLPK = 1) or initialization mode (INITRQ = 1 and INITAK = 1)

Write: Unimplemented

### NOTE

Reading this register when in any other mode other than sleep or initialization mode, may return an incorrect value. For MCUs with dual CPUs, this may result in a CPU fault condition.

Writing to this register when in special modes can alter the MSCAN functionality.

### 10.3.2.17 MSCAN Identifier Mask Registers (CANIDMR0–CANIDMR7)

The identifier mask register specifies which of the corresponding bits in the identifier acceptance register are relevant for acceptance filtering. To receive standard identifiers in 32 bit filter mode, it is required to program the last three bits (AM[2:0]) in the mask registers CANIDMR1 and CANIDMR5 to “don’t care.” To receive standard identifiers in 16 bit filter mode, it is required to program the last three bits (AM[2:0]) in the mask registers CANIDMR1, CANIDMR3, CANIDMR5, and CANIDMR7 to “don’t care.”

Module Base + 0x0014 (CANIDMR0)  
 0x0015 (CANIDMR1)  
 0x0016 (CANIDMR2)  
 0x0017 (CANIDMR3)

|       |     |     |     |     |     |     |     |     |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|
|       | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| R     | AM7 | AM6 | AM5 | AM4 | AM3 | AM2 | AM1 | AM0 |
| W     |     |     |     |     |     |     |     |     |
| Reset | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

|       |     |     |     |     |     |     |     |     |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|
|       | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| R     | AM7 | AM6 | AM5 | AM4 | AM3 | AM2 | AM1 | AM0 |
| W     |     |     |     |     |     |     |     |     |
| Reset | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

|       |     |     |     |     |     |     |     |     |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|
|       | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| R     | AM7 | AM6 | AM5 | AM4 | AM3 | AM2 | AM1 | AM0 |
| W     |     |     |     |     |     |     |     |     |
| Reset | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

|       |     |     |     |     |     |     |     |     |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|
|       | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| R     | AM7 | AM6 | AM5 | AM4 | AM3 | AM2 | AM1 | AM0 |
| W     |     |     |     |     |     |     |     |     |
| Reset | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Figure 10-21. MSCAN Identifier Mask Registers (First Bank) — CANIDMR0–CANIDMR3

Read: Anytime

Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)

Table 10-21. CANIDMR0–CANIDMR3 Register Field Descriptions


| Field          | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0<br>AM[7:0] | <p><b>Acceptance Mask Bits</b> — If a particular bit in this register is cleared, this indicates that the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates that the state of the corresponding bit in the identifier acceptance register does not affect whether or not the message is accepted.</p> <p>0 Match corresponding acceptance code register and identifier bits</p> <p>1 Ignore corresponding acceptance code register bit</p> |

### 12.3.2.11 Reserved Registers (PWMSCNTx)

The registers PWMSCNTA and PWMSCNTB are reserved for factory testing of the PWM module and are not available in normal modes.

Module Base + 0x000A

|       | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|---|---|---|---|---|
| R     | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W     |   |   |   |   |   |   |   |   |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

 = Unimplemented or Reserved

**Figure 12-13. Reserved Register (PWMSCNTA)**

Module Base + 0x000B

|       | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|---|---|---|---|---|
| R     | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W     |   |   |   |   |   |   |   |   |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

 = Unimplemented or Reserved

**Figure 12-14. Reserved Register (PWMSCNTB)**

Read: always read 0x0000 in normal modes

Write: unimplemented in normal modes

#### NOTE

Writing to these registers when in special modes can alter the PWM functionality.

Each PWM channel has the capability of selecting one of two clocks. For channels 0, 1, 4, and 5 the clock choices are clock A or clock SA. For channels 2 and 3 the choices are clock B or clock SB. The clock selection is done with the PCLKx control bits in the PWMCLK register.

Changing clock control bits while channels are operating can cause irregularities in the PWM outputs.

The main part of the PWM module are the actual timers. Each of the timer channels has a counter, a period register and a duty register (each are 8 bit). The waveform output period is controlled by a match between the period register and the value in the counter. The duty is controlled by a match between the duty register and the counter value and causes the state of the output to change during the period. The starting polarity of the output is also selectable on a per channel basis. [Figure 12-35](#) shows a block diagram for PWM timer.



In Figure 13-14 the verification samples RT3 and RT5 determine that the first low detected was noise and not the beginning of a start bit. The RT clock is reset and the start bit search begins again. The noise flag is not set because the noise occurred before the start bit was found.




Figure 13-14. Start Bit Search Example 1

In Figure 13-15, verification sample at RT3 is high. The RT3 sample sets the noise flag. Although the perceived bit time is misaligned, the data samples RT8, RT9, and RT10 are within the bit time and data recovery is successful.




Figure 13-15. Start Bit Search Example 2

## Chapter 14

# Serial Peripheral Interface (SPIV3) Block Description

## 14.1 Introduction

The SPI module allows a duplex, synchronous, serial communication between the MCU and peripheral devices. Software can poll the SPI status flags or the SPI operation can be interrupt driven.

### 14.1.1 Features

The SPIV3 includes these distinctive features:

- Master mode and slave mode
- Bidirectional mode
- Slave select output
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- Control of SPI operation during wait mode

### 14.1.2 Modes of Operation

The SPI functions in three modes, run, wait, and stop.

- Run Mode  
This is the basic mode of operation.
- Wait Mode  
SPI operation in wait mode is a configurable low power mode, controlled by the SPISWAI bit located in the SPICR2 register. In wait mode, if the SPISWAI bit is clear, the SPI operates like in Run Mode. If the SPISWAI bit is set, the SPI goes into a power conservative state, with the SPI clock generation turned off. If the SPI is configured as a master, any transmission in progress stops, but is resumed after CPU goes into Run Mode. If the SPI is configured as a slave, reception and transmission of a byte continues, so that the slave stays synchronized to the master.
- Stop Mode  
The SPI is inactive in stop mode for reduced power consumption. If the SPI is configured as a master, any transmission in progress stops, but is resumed after CPU goes into run mode. If the SPI is configured as a slave, reception and transmission of a byte continues, so that the slave stays synchronized to the master.

This is a high level description only, detailed descriptions of operating modes are contained in [Section 14.4, “Functional Description.”](#)

Table 14-2. SPICR1 Field Descriptions

| Field      | Description                                                                                                                                                                                                                                                                                                                                                                                                                 |
|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7<br>SPIE  | <b>SPI Interrupt Enable Bit</b> — This bit enables SPI interrupt requests, if SPIF or MODF status flag is set.<br>0 SPI interrupts disabled.<br>1 SPI interrupts enabled.                                                                                                                                                                                                                                                   |
| 6<br>SPE   | <b>SPI System Enable Bit</b> — This bit enables the SPI system and dedicates the SPI port pins to SPI system functions. If SPE is cleared, SPI is disabled and forced into idle state, status bits in SPISR register are reset.<br>0 SPI disabled (lower power consumption).<br>1 SPI enabled, port pins are dedicated to SPI functions.                                                                                    |
| 5<br>SPTIE | <b>SPI Transmit Interrupt Enable</b> — This bit enables SPI interrupt requests, if SPTEF flag is set.<br>0 SPTEF interrupt disabled.<br>1 SPTEF interrupt enabled.                                                                                                                                                                                                                                                          |
| 4<br>MSTR  | <b>SPI Master/Slave Mode Select Bit</b> — This bit selects, if the SPI operates in master or slave mode. Switching the SPI from master to slave or vice versa forces the SPI system into idle state.<br>0 SPI is in slave mode<br>1 SPI is in master mode                                                                                                                                                                   |
| 3<br>CPOL  | <b>SPI Clock Polarity Bit</b> — This bit selects an inverted or non-inverted SPI clock. To transmit data between SPI modules, the SPI modules must have identical CPOL values. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.<br>0 Active-high clocks selected. In idle state SCK is low.<br>1 Active-low clocks selected. In idle state SCK is high. |
| 2<br>CPHA  | <b>SPI Clock Phase Bit</b> — This bit is used to select the SPI clock format. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.<br>0 Sampling of data occurs at odd edges (1,3,5,...,15) of the SCK clock<br>1 Sampling of data occurs at even edges (2,4,6,...,16) of the SCK clock                                                                     |
| 1<br>SSOE  | <b>Slave Select Output Enable</b> — The $\overline{SS}$ output feature is enabled only in master mode, if MODFEN is set, by asserting the SSOE as shown in Table 14-3. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.                                                                                                                                 |
| 0<br>LSBFE | <b>LSB-First Enable</b> — This bit does not affect the position of the MSB and LSB in the data register. Reads and writes of the data register always have the MSB in bit 7. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.<br>0 Data is transferred most significant bit first.<br>1 Data is transferred least significant bit first.                |

Table 14-3.  $\overline{SS}$  Input / Output Selection

| MODFEN | SSOE | Master Mode                             | Slave Mode            |
|--------|------|-----------------------------------------|-----------------------|
| 0      | 0    | $\overline{SS}$ not used by SPI         | $\overline{SS}$ input |
| 0      | 1    | $\overline{SS}$ not used by SPI         | $\overline{SS}$ input |
| 1      | 0    | $\overline{SS}$ input with MODF feature | $\overline{SS}$ input |
| 1      | 1    | $\overline{SS}$ is slave select output  | $\overline{SS}$ input |

## 14.5 Reset

The reset values of registers and signals are described in the Memory Map and Registers section (see [Section 14.3, “Memory Map and Register Definition”](#)) which details the registers and their bit-fields.

- If a data transmission occurs in slave mode after reset without a write to SPIDR, it will transmit garbage, or the byte last received from the master before the reset.
- Reading from the SPIDR after reset will always read a byte of zeros.

## 14.6 Interrupts

The SPIV3 only originates interrupt requests when SPI is enabled (SPE bit in SPICR1 set). The following is a description of how the SPIV3 makes a request and how the MCU should acknowledge that request. The interrupt vector offset and interrupt priority are chip dependent.

The interrupt flags MODF, SPIF and SPTEF are logically ORed to generate an interrupt request.

### 14.6.1 MODF

MODF occurs when the master detects an error on the  $\overline{SS}$  pin. The master SPI must be configured for the MODF feature (see [Table 14-3](#)). After MODF is set, the current transfer is aborted and the following bit is changed:

- MSTR = 0, The master bit in SPICR1 resets.


The MODF interrupt is reflected in the status register MODF flag. Clearing the flag will also clear the interrupt. This interrupt will stay active while the MODF flag is set. MODF has an automatic clearing process which is described in [Section 14.3.2.4, “SPI Status Register \(SPISR\)”](#).

### 14.6.2 SPIF

SPIF occurs when new data has been received and copied to the SPI Data Register. After SPIF is set, it does not clear until it is serviced. SPIF has an automatic clearing process which is described in [Section 14.3.2.4, “SPI Status Register \(SPISR\)”](#). In the event that the SPIF is not serviced before the end of the next transfer (i.e. SPIF remains active throughout another transfer), the latter transfers will be ignored and no new data will be copied into the SPIDR.

### 14.6.3 SPTEF

SPTEF occurs when the SPI Data Register is ready to accept new data. After SPTEF is set, it does not clear until it is serviced. SPTEF has an automatic clearing process which is described in [Section 14.3.2.4, “SPI Status Register \(SPISR\)”](#).



Note: 0x38–0x3F correspond to the PPAGE register content

**Figure 19-3. Flash Memory Map**