E·XFL

NXP USA Inc. - MC9S12GC32CPBE Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | HCS12 |
| Core Size | 16-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, SCI, SPI |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.35V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 52-LQFP |
| Supplier Device Package | 52-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12gc32cpbe |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1.1.3 Block Diagram







Chapter 1 MC9S12C and MC9S12GC Device Overview (MC9S12C128)



The figure shows a useful map, which is not the map out of reset. After reset the map is: 0x0000–0x03FF: Register space 0x0800–0x0FFF: 2K RAM

Flash erase sector size is 512 bytes

The flash page 0x003E is visible at 0x4000–0x7FFF in the memory map if ROMHM = 0.

In the figure ROMHM = 1 removing page 0x003E from 0x4000–0x7FFF.

Figure 1-5. MC9S12C32 and MC9S12GC32 User Configurable Memory Map



Chapter 1 MC9S12C and MC9S12GC Device Overview (MC9S12C128)

0x0080–0x009F ATD (Analog-to-Digital Converter 10 Bit 8 Channel)

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------------|------------|--------------------|-------|-------|-------|---------|--------|-------|-------|-------|
| 0x0080 | | Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0,0000 | | Write: | | | | | | | | |
| 0x0081 | ATDCTI 1 | Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0,0001 | / | Write: | | | | | | | | |
| 0x0082 | ATDCTL2 | Read: | ADPU | AFFC | AWAI | ETRIGLE | ETRIGP | ETRIG | ASCIE | ASCIF |
| | | Vvrite: | 0 | | | | | | | |
| 0x0083 | ATDCTL3 | Write: | 0 | S8C | S4C | S2C | S1C | FIFO | FRZ1 | FRZ0 |
| 0x0084 | ATDCTL4 | Read: Write: | SRES8 | SMP1 | SMP0 | PRS4 | PRS3 | PRS2 | PRS1 | PRS0 |
| 0x0085 | ATDCTL5 | Read: Write: | DJM | DSGN | SCAN | MULT | 0 | СС | СВ | CA |
| | 47007470 | Read: | 005 | 0 | FTODE | FIFOD | 0 | CC2 | CC1 | CC0 |
| 0x0086 | AIDSIAIO | Write: | SCF | | ETORF | FIFOR | | | | |
| 0v0097 | Percentred | Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0007 | neserveu | Write: | | | | | | | | |
| 0x0088 | ATDTEST0 | Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | Write: | | | | | | | | |
| 0x0089 | ATDTEST1 | Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SC |
| | | Road | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x008A | Reserved | Write: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | Read: | CCF7 | CCF6 | CCF5 | CCF4 | CCF3 | CCF2 | CCF1 | CCF0 |
| 0x008B | ATDSTAT1 | Write: | | | | | | | | |
| 0,0000 | Beconvod | Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 00000 | neserveu | Write: | | | | | | | | |
| 0x008D | ATDDIEN | Read: | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| 0.0002 | | Write: | | | | | | | | |
| 0x008E | Reserved | Read: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | vvrite: | D:47 | 0 | F | 4 | 0 | 0 | | |
| 0x008F | PORTAD | Read: | BILT | 0 | 5 | 4 | 3 | 2 | I | BILO |
| | | Pood | Ri+15 | 1/ | 10 | 10 | 11 | 10 | 0 | Dito |
| 0x0090 | ATDDR0H | Mrito | DILTO | 14 | 13 | 12 | 11 | 10 | 9 | DILO |
| | | Pood | Dit7 | Bite | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0091 | ATDDR0L | Writo | Dit7 | Dito | 0 | 0 | 0 | 0 | 0 | 0 |
| | | Bead. | Bit15 | 14 | 13 | 12 | 11 | 10 | 9 | Bit8 |
| 0x0092 | ATDDR1H | Write [.] | Bitto | • • | 10 | 12 | | 10 | | Bito |
| | | Read: | Bit7 | Bit6 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0093 | ATDDR1L | Write: | 2 | 2.110 | • | | • | | | |
| | | Read: | Bit15 | 14 | 13 | 12 | 11 | 10 | 9 | Bit8 |
| 0x0094 | ATDDR2H | Write: | - | | - | | | - | | |
| 0.0005 | | Read: | Bit7 | Bit6 | 0 | 0 | 0 | 0 | 0 | 0 |
| UXUU95 AIDDR2 | AI DDR2L | Write: | | | | | | | | |



2.3.2.3 Port M Registers

2.3.2.3.1 Port M I/O Register (PTM)

Module Base + 0x0010



Figure 2-17. Port M I/O Register (PTM)

Read: Anytime.

Write: Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

The SPI pin configurations (PM[5:2]) is determined by several status bits in the SPI module. *Please refer* to the SPI Block User Guide for details.

2.3.2.3.2 Port M Input Register (PTIM)



| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|-----------------------------|-------|-------|-------|-------|-------|-------|
| R | 0 | 0 | PTIM5 | PTIM4 | PTIM3 | PTIM2 | PTIM1 | PTIM0 |
| W | | | | | | | | |
| Reset | — | — | — | — | _ | _ | — | — |
| | | = Unimplemented or Reserved | | | | | | |

Read: Anytime.

Write: Never, writes to this register have no effect.

Table 2-16. PTIM Field Descriptions

Figure 2-18. Port M Input Register (PTIM)

| Field | Description |
|------------------|--|
| 5–0 PTIM[5:0] | Port M Input Register — This register always reads back the status of the associated pins. This also can be used to detect overload or short circuit conditions on output pins. |



2.3.2.5.5 Port J Pull Device Enable Register (PERJ)



Figure 2-36. Port J Pull Device Enable Register (PERJ)

Read: Anytime.

Module Base + 0x002C

Write: Anytime.

Table 2-30. PERJ Field Descriptions

| Field | Description |
|------------------|---|
| 7–6 PERJ[7:6] | Reduced Drive Port J — This register configures whether a pull-up or a pull-down device is activated, if the port is used as input or as wired-or output. This bit has no effect if the port is used as push-pull output. Pull-up or pull-down device is disabled. Either a pull-up or pull-down device is enabled. |

2.3.2.5.6 Port J Polarity Select Register (PPSJ)

Module Base + 0x002D



Figure 2-37. Port J Polarity Select Register (PPSJ)

Read: Anytime.

Write: Anytime.

Table 2-31. PPSJ Field Descriptions

| Field | Description |
|------------------|---|
| 7–6 PPSJ[7:6] | Reduced Drive Port J — This register serves a dual purpose by selecting the polarity of the active interrupt edge as well as selecting a pull-up or pull-down device if enabled. Falling edge on the associated port J pin sets the associated flag bit in the PIFJ register. A pull-up device is connected to the associated port J pin, if enabled by the associated bit in register PERJ and if the port is used as general purpose input. Rising edge on the associated port J pin sets the associated flag bit in the PIFJ register. A pull-down device is connected to the associated port J pin, if enabled by the associated bit in register PERJ and if the port is used as general purpose input. |



The PPAGE register holds the page select value for the program page window. The value of the PPAGE register can be manipulated by normal read and write (some devices don't allow writes in some modes) instructions as well as the CALL and RTC instructions.

Control registers, vector spaces, and a portion of on-chip memory are located in unpaged portions of the 64K byte physical address space. The stack and I/O addresses should also be in unpaged memory to make them accessible from any page.

The starting address of a service routine must be located in unpaged memory because the 16-bit exception vectors cannot point to addresses in paged memory. However, a service routine can call other routines that are in paged memory. The upper 16K byte block of memory space (0xC000–0xFFFF) is unpaged. It is recommended that all reset and interrupt vectors point to locations in this area.

3.4.3.1 CALL and Return from Call Instructions

CALL and RTC are uninterruptable instructions that automate page switching in the program expansion window. CALL is similar to a JSR instruction, but the subroutine that is called can be located anywhere in the normal 64K byte address space or on any page of program expansion memory. CALL calculates and stacks a return address, stacks the current PPAGE value, and writes a new instruction-supplied value to PPAGE. The PPAGE value controls which of the 64 possible pages is visible through the 16K byte expansion window in the 64K byte memory map. Execution then begins at the address of the called subroutine.

During the execution of a CALL instruction, the CPU:

- Writes the old PPAGE value into an internal temporary register and writes the new instructionsupplied PPAGE value into the PPAGE register.
- Calculates the address of the next instruction after the CALL instruction (the return address), and pushes this 16-bit value onto the stack.
- Pushes the old PPAGE value onto the stack.
- Calculates the effective address of the subroutine, refills the queue, and begins execution at the new address on the selected page of the expansion window.

This sequence is uninterruptable; there is no need to inhibit interrupts during CALL execution. A CALL can be performed from any address in memory to any other address.

The PPAGE value supplied by the instruction is part of the effective address. For all addressing mode variations except indexed-indirect modes, the new page value is provided by an immediate operand in the instruction. In indexed-indirect variations of CALL, a pointer specifies memory locations where the new page value and the address of the called subroutine are stored. Using indirect addressing for both the new page value and the address within the page allows values calculated at run time rather than immediate values that must be known at the time of assembly.

The RTC instruction terminates subroutines invoked by a CALL instruction. RTC unstacks the PPAGE value and the return address and refills the queue. Execution resumes with the next instruction after the CALL.



Chapter 7 Debug Module (DBGV1) Block Description

- 1. The DBG module is designed for backwards compatibility to existing BKP modules. Register and bit names have changed from the BKP module. This column shows the DBG register name, as well as the BKP register name for reference.
- 2. Comparator C can be used to enhance the BKP mode by providing a third breakpoint.

7.3.2.1 Debug Control Register 1 (DBGC1)

NOTE

All bits are used in DBG mode only.

Module Base + 0x0020

Starting address location affected by INITRG register setting.



Figure 7-4. Debug Control Register (DBGC1)

NOTE

This register cannot be written if BKP mode is enabled (BKABEN in DBGC2 is set).

| Table 7-3 | . DBGC1 | Field | Descriptions |
|-----------|---------|-------|--------------|
|-----------|---------|-------|--------------|

| Field | Description |
|-------------|---|
| 7 DBGEN | DBG Mode Enable Bit — The DBGEN bit enables the DBG module for use in DBG mode. This bit cannot be set if the MCU is in secure mode. 0 DBG mode disabled 1 DBG mode enabled |
| 6 ARM | Arm Bit — The ARM bit controls whether the debugger is comparing and storing data in the trace buffer. See Section 7.4.2.4, "Arming the DBG Module," for more information. 0 Debugger unarmed 1 Debugger armed Note: This bit cannot be set if the DBGEN bit is not also being set at the same time. For example, a write of 01 to DBGEN[7:6] will be interpreted as a write of 00. |
| 5 TRGSEL | Trigger Selection Bit — The TRGSEL bit controls the triggering condition for comparators A and B in DBG mode. It serves essentially the same function as the TAGAB bit in the DBGC2 register does in BKP mode. See Section 7.4.2.1.2, "Trigger Selection," for more information. TRGSEL may also determine the type of breakpoint based on comparator A and B if enabled in DBG mode (DBGBRK = 1). Please refer to Section 7.4.3.1, "Breakpoint Based on Comparator A and B." 0 Trigger on any compare address match 1 Trigger before opcode at compare address gets executed (tagged-type) |
| 4 BEGIN | Begin/End Trigger Bit — The BEGIN bit controls whether the trigger begins or ends storing of data in the trace buffer. See Section 7.4.2.8.1, "Storing with Begin-Trigger," and Section 7.4.2.8.2, "Storing with End-Trigger," for more details. 0 Trigger at end of stored data 1 Trigger before storing data |



| Field | Description |
|-------------------|---|
| 7:6 BKAMB[H:L] | Breakpoint Mask High Byte for First Address — In dual or full mode, these bits may be used to mask (disable) the comparison of the high and/or low bytes of the first address breakpoint. The functionality is as given in Table 7-16. |
| | The x:0 case is for a full address compare. When a program page is selected, the full address compare will be based on bits for a 20-bit compare. The registers used for the compare are {DBGCAX[5:0], DBGCAH[5:0], DBGCAL[7:0]}, where DBGAX[5:0] corresponds to PPAGE[5:0] or extended address bits [19:14] and CPU address [13:0]. When a program page is not selected, the full address compare will be based on bits for a 16-bit compare. The registers used for the compare are {DBGCAH[7:0]} which corresponds to CPU address [15:0]. |
| | Note: This extended address compare scheme causes an aliasing problem in BKP mode in which several physical addresses may match with a single logical address. This problem may be avoided by using DBG mode to generate breakpoints. |
| | The 1:0 case is not sensible because it would ignore the high order address and compare the low order and expansion addresses. Logic forces this case to compare all address lines (effectively ignoring the BKAMBH control bit). |
| | The 1:1 case is useful for triggering a breakpoint on any access to a particular expansion page. This only makes sense if a program page is being accessed so that the breakpoint trigger will occur only if DBGCAX compares. |
| 5:4 BKBMB[H:L] | Breakpoint Mask High Byte and Low Byte of Data (Second Address) — In dual mode, these bits may be used to mask (disable) the comparison of the high and/or low bytes of the second address breakpoint. The functionality is as given in Table 7-17. |
| | The x:0 case is for a full address compare. When a program page is selected, the full address compare will be based on bits for a 20-bit compare. The registers used for the compare are {DBGCBX[5:0], DBGCBH[5:0], DBGCBL[7:0]} where DBGCBX[5:0] corresponds to PPAGE[5:0] or extended address bits [19:14] and CPU address [13:0]. When a program page is not selected, the full address compare will be based on bits for a 16-bit compare. The registers used for the compare are {DBGCBL[7:0]} which corresponds to CPU address [15:0]. |
| | Note: This extended address compare scheme causes an aliasing problem in BKP mode in which several physical addresses may match with a single logical address. This problem may be avoided by using DBG mode to generate breakpoints. |
| | The 1:0 case is not sensible because it would ignore the high order address and compare the low order and expansion addresses. Logic forces this case to compare all address lines (effectively ignoring the BKBMBH control bit). |
| | The 1:1 case is useful for triggering a breakpoint on any access to a particular expansion page. This only makes sense if a program page is being accessed so that the breakpoint trigger will occur only if DBGCBX compares. In full mode, these bits may be used to mask (disable) the comparison of the high and/or low bytes of the data breakpoint. The functionality is as given in Table 7-18 |
| 3 | Read/Write Comparator A Enable Bit — The RWAEN bit controls whether read or write comparison is enabled |
| RWAEN | for comparator A. See Section 7.4.2.1.1, "Read or Write Comparison," for more information. This bit is not useful for tagged operations. 0 Read/Write is not used in comparison 1 Read/Write is used in comparison |
| 2 RWA | Read/Write Comparator A Value Bit — The RWA bit controls whether read or write is used in compare for comparator A. The RWA bit is not used if RWAEN = 0. 0 Write cycle will be matched 1 Read cycle will be matched |

Table 7-15. DBGC3 Field Descriptions



Chapter 9 Clocks and Reset Generator (CRGV4) Block Description





Figure 9-21. Clock Chain for COP

The COP (free running watchdog timer) enables the user to check that a program is running and sequencing properly. The COP is disabled out of reset. When the COP is being used, software is responsible for keeping the COP from timing out. If the COP times out it is an indication that the software is no longer being executed in the intended sequence; thus a system reset is initiated (see Section 9.5.2, "Computer Operating Properly Watchdog (COP) Reset)." The COP runs with a gated OSCCLK (see Section Figure 9-21., "Clock Chain for COP"). Three control bits in the COPCTL register allow selection of seven COP time-out periods.

When COP is enabled, the program must write 0x0055 and 0x00AA (in this order) to the ARMCOP register during the selected time-out period. As soon as this is done, the COP time-out period is restarted. If the program fails to do this and the COP times out, the part will reset. Also, if any value other than 0x0055 or 0x00AA is written, the part is immediately reset.

Windowed COP operation is enabled by setting WCOP in the COPCTL register. In this mode, writes to the ARMCOP register to clear the COP timer must occur in the last 25% of the selected time-out period. A premature write will immediately reset the part.

If PCE bit is set, the COP will continue to run in pseudo-stop mode.

9.4.6 Real-Time Interrupt (RTI)

The RTI can be used to generate a hardware interrupt at a fixed periodic rate. If enabled (by setting RTIE=1), this interrupt will occur at the rate selected by the RTICTL register. The RTI runs with a gated OSCCLK (see Section Figure 9-22., "Clock Chain for RTI"). At the end of the RTI time-out period the RTIF flag is set to 1 and a new RTI time-out period starts immediately.

A write to the RTICTL register restarts the RTI time-out period.



Definition." All reset sources are listed in Table 9-13. Refer to the device overview chapter for related vector addresses and priorities.

| Reset Source | Local Enable |
|---------------------|--------------------------|
| Power-on Reset | None |
| Low Voltage Reset | None |
| External Reset | None |
| Clock Monitor Reset | PLLCTL (CME=1, SCME=0) |
| COP Watchdog Reset | COPCTL (CR[2:0] nonzero) |

| Table 9-13 | . Reset | Summary |
|------------|---------|---------|
|------------|---------|---------|

The reset sequence is initiated by any of the following events:

- Low level is detected at the $\overline{\text{RESET}}$ pin (external reset).
- Power on is detected.
- Low voltage is detected.
- COP watchdog times out.
- Clock monitor failure is detected and self-clock mode was disabled (SCME = 0).

Upon detection of any reset event, an internal circuit drives the RESET pin low for 128 SYSCLK cycles (see Figure 9-25). Because entry into reset is asynchronous it does not require a running SYSCLK. However, the internal reset circuit of the CRGV4 cannot sequence out of current reset condition without a running SYSCLK. The number of 128 SYSCLK cycles might be increased by n = 3 to 6 additional SYSCLK cycles depending on the internal synchronization latency. After 128+n SYSCLK cycles the RESET pin is released. The reset generator of the CRGV4 waits for additional 64 SYSCLK cycles and then samples the RESET pin to determine the originating source. Table 9-14 shows which vector will be fetched.

| Sampled RESET Pin (64 Cycles After Release) | Clock Monitor Reset Pending | COP Reset Pending | Vector Fetch |
|---|--------------------------------|----------------------|---|
| 1 | 0 | 0 | POR / LVR / External Reset |
| 1 | 1 | Х | Clock Monitor Reset |
| 1 | 0 | 1 | COP Reset |
| 0 | Х | х | POR / LVR / External Reset with rise of RESET pin |

Table 9-14. Reset Vector Selection

NOTE

External circuitry connected to the $\overline{\text{RESET}}$ pin should not include a large capacitance that would interfere with the ability of this signal to rise to a valid logic 1 within 64 SYSCLK cycles after the low drive is released.



Chapter 15 Timer Module (TIM16B8CV1) Block Description

| Field | Description |
|------------|---|
| 1 PAOVF | Pulse Accumulator Overflow Flag — Set when the 16-bit pulse accumulator overflows from 0xFFFF to 0x0000. Clearing this bit requires wirting a one to this bit in the PAFLG register while TEN bit of TSCR1 register is set to one. |
| 0 PAIF | Pulse Accumulator Input edge Flag — Set when the selected edge is detected at the IOC7 input pin. In event mode the event edge triggers PAIF and in gated time accumulation mode the trailing edge of the gate signal at the IOC7 input pin triggers PAIF. |
| | Clearing this bit requires writing a one to this bit in the PAFLG register while TEN bit of TSCR1 register is set to one. Any access to the PACNT register will clear all the flags in this register when TFFCA bit in register TSCR(0x0006) is set. |

Table 15-22. PAFLG Field Descriptions

| From | To | Protectio | n Scenari | io ⁽¹⁾ | | | | |
|--------------------------------------|----|-----------|-----------|-------------------|--|--|--|--|
| Scenario | 0 | 1 | 2 | 3 | | | | |
| 3 | х | Х | х | Х | | | | |
| . Allowed transitions marked with X. | | | | | | | | |

Table 17-11. Flash Protection Scenario Transitions

17.3.2.6 Flash Status Register (FSTAT)

The FSTAT register defines the status of the Flash command controller and the results of command execution.

Module Base + 0x0005



Figure 17-10. Flash Status Register (FSTAT)

In normal modes, bits CBEIF, PVIOL, and ACCERR are readable and writable, bits CCIF and BLANK are readable and not writable, remaining bits, including FAIL and DONE, read 0 and are not writable. In special modes, FAIL is readable and writable while DONE is readable but not writable. FAIL must be clear in special modes when starting a command write sequence.

| Table 17-12 | . FSTAT | Field | Descriptions |
|-------------|---------|-------|--------------|
|-------------|---------|-------|--------------|

| Field | Description |
|------------|---|
| 7 CBEIF | Command Buffer Empty Interrupt Flag — The CBEIF flag indicates that the address, data and command buffers are empty so that a new command write sequence can be started. The CBEIF flag is cleared by writing a 1 to CBEIF. Writing a 0 to the CBEIF flag has no effect on CBEIF. Writing a 0 to CBEIF after writing an aligned word to the Flash address space but before CBEIF is cleared will abort a command write sequence and cause the ACCERR flag in the FSTAT register to be set. Writing a 0 to CBEIF outside of a command write sequence will not set the ACCERR flag. The CBEIF flag is used together with the CBEIE bit in the FCNFG register to generate an interrupt request (see Figure 17-26). 0 Buffers are ready to accept a new command |
| 6 CCIF | Command Complete Interrupt Flag — The CCIF flag indicates that there are no more commands pending. The CCIF flag is cleared when CBEIF is clear and sets automatically upon completion of all active and pending commands. The CCIF flag does not set when an active commands completes and a pending command is fetched from the command buffer. Writing to the CCIF flag has no effect. The CCIF flag is used together with the CCIE bit in the FCNFG register to generate an interrupt request (see Figure 17-26). 0 Command in progress 1 All commands are completed |



Chapter 17 16 Kbyte Flash Module (S12FTS16KV1)

Table 17-13. FCMD Field Descriptions

| Field | Description |
|---|---|
| 6, 5, 2, 0 CMDB[6:5] CMDB[2] CMDB[0] | Valid Flash commands are shown in Table 17-14. An attempt to execute any command other than those listed in Table 17-14 will set the ACCERR bit in the FSTAT register (see Section 17.3.2.6). |

Table 17-14. Valid Flash Command List

| CMDB | NVM Command |
|------|--------------|
| 0x05 | Erase verify |
| 0x20 | Word program |
| 0x40 | Sector erase |
| 0x41 | Mass erase |

17.3.2.8 RESERVED2

This register is reserved for factory testing and is not accessible to the user.

Module Base + 0x0007



Figure 17-12. RESERVED2

All bits read 0 and are not writable.

17.3.2.9 Flash Address Register (FADDR)

FADDRHI and FADDRLO are the Flash address registers.

Module Base + 0x0008



Figure 17-13. Flash Address High Register (FADDRHI)





17.4.1.2 Command Write Sequence

The Flash command controller is used to supervise the command write sequence to execute program, erase, and erase verify algorithms.

Before starting a command write sequence, the ACCERR and PVIOL flags in the FSTAT register must be clear and the CBEIF flag should be tested to determine the state of the address, data, and command buffers. If the CBEIF flag is set, indicating the buffers are empty, a new command write sequence can be started. If the CBEIF flag is clear, indicating the buffers are not available, a new command write sequence will overwrite the contents of the address, data, and command buffers.

A command write sequence consists of three steps which must be strictly adhered to with writes to the Flash module not permitted between the steps. However, Flash register and array reads are allowed during a command write sequence. The basic command write sequence is as follows:

- 1. Write to a valid address in the Flash array memory.
- 2. Write a valid command to the FCMD register.
- 3. Clear the CBEIF flag in the FSTAT register by writing a 1 to CBEIF to launch the command.

The address written in step 1 will be stored in the FADDR registers and the data will be stored in the FDATA registers. When the CBEIF flag is cleared in step 3, the CCIF flag is cleared by the Flash command controller indicating that the command was successfully launched. For all command write sequences, the CBEIF flag will set after the CCIF flag is cleared indicating that the address, data, and command buffers are ready for a new command write sequence to begin. A buffered command will wait for the active operation to be completed before being launched. Once a command is launched, the completion of the command operation is indicated by the setting of the CCIF flag in the FSTAT register. The CCIF flag will set upon completion of all active and buffered commands.



17.4.1.3.3 Sector Erase Command

The sector erase operation will erase all addresses in a 512 byte sector of the Flash array using an embedded algorithm.

An example flow to execute the sector erase operation is shown in Figure 17-24. The sector erase command write sequence is as follows:

- 1. Write to a Flash array address to start the command write sequence for the sector erase command. The Flash address written determines the sector to be erased while MCU address bits [8:0] and the data written are ignored.
- 2. Write the sector erase command, 0x40, to the FCMD register.
- 3. Clear the CBEIF flag in the FSTAT register by writing a 1 to CBEIF to launch the sector erase command.

If a Flash sector to be erased is in a protected area of the Flash array, the PVIOL flag in the FSTAT register will set and the sector erase command will not launch. Once the sector erase command has successfully launched, the CCIF flag in the FSTAT register will set after the sector erase operation has completed unless a new command write sequence has been buffered.



addresses sequentially staring with 0xFF00-0xFF01 and ending with 0xFF06–0xFF07. The values 0x0000 and 0xFFFF are not permitted as keys. When the KEYACC bit is set, reads of the Flash array will return invalid data.

The user code stored in the Flash array must have a method of receiving the backdoor key from an external stimulus. This external stimulus would typically be through one of the on-chip serial ports.

If KEYEN[1:0] = 1:0 in the FSEC register, the MCU can be unsecured by the backdoor key access sequence described below:

- 1. Set the KEYACC bit in the FCNFG register
- 2. Write the correct four 16-bit words to Flash addresses 0xFF00–0xFF07 sequentially starting with 0xFF00
- 3. Clear the KEYACC bit in the FCNFG register
- 4. If all four 16-bit words match the backdoor key stored in Flash addresses 0xFF00–0xFF07, the MCU is unsecured and bits SEC[1:0] in the FSEC register are forced to the unsecure state of 1:0

The backdoor key access sequence is monitored by the internal security state machine. An illegal operation during the backdoor key access sequence will cause the security state machine to lock, leaving the MCU in the secured state. A reset of the MCU will cause the security state machine to exit the lock state and allow a new backdoor key access sequence to be attempted. The following illegal operations will lock the security state machine:

- 1. If any of the four 16-bit words does not match the backdoor key programmed in the Flash array
- 2. If the four 16-bit words are written in the wrong sequence
- 3. If more than four 16-bit words are written
- 4. If any of the four 16-bit words written are 0x0000 or 0xFFFF
- 5. If the KEYACC bit does not remain set while the four 16-bit words are written

After the backdoor key access sequence has been correctly matched, the MCU will be unsecured. The Flash security byte can be programmed to the unsecure state, if desired.

In the unsecure state, the user has full control of the contents of the four word backdoor key by programming bytes 0xFF00–0xFF07 of the Flash configuration field.

The security as defined in the Flash security/options byte at address 0xFF0F is not changed by using the backdoor key access sequence to unsecure. The backdoor key stored in addresses 0xFF00–0xFF07 is unaffected by the backdoor key access sequence. After the next reset sequence, the security state of the Flash module is determined by the Flash security/options byte at address 0xFF0F. The backdoor key access sequence has no effect on the program and erase protection defined in the FPROT register.

It is not possible to unsecure the MCU in special single chip mode by executing the backdoor key access sequence in background debug mode.



Appendix A Electrical Characteristics

A.5.2 NVM Reliability

The reliability of the NVM blocks is guaranteed by stress test during qualification, constant process monitors and burn-in to screen early life failures. The program/erase cycle count on the sector is incremented every time a sector or mass erase event is executed.

| Condi | Conditions are shown in Table A-4. unless otherwise noted | | | | | | | | |
|-------|---|---|--------------------|--------|------------------------|-----|--------|--|--|
| Num | С | Rating | Symbol | Min | Тур | Max | Unit | | |
| | Flash Reliability Characteristics | | | | | | | | |
| 1 | С | Data retention after 10,000 program/erase cycles at an average junction temperature of $T_{Javg} \le 85^{\circ}C$ | t _{FLRET} | 15 | 100 ⁽²⁾ | _ | Years | | |
| 2 | С | Data retention with <100 program/erase cycles at an average junction temperature $T_{Javg} \le 85^{\circ}C$ | | 20 | 100 ² | — | | | |
| 3 | С | Number of program/erase cycles $(-40^{\circ}C \le T_{J} \le 0^{\circ}C)$ | n _{FL} | 10,000 | _ | — | Cycles | | |
| 4 | С | Number of program/erase cycles $(0^{\circ}C \le T_{J} \le 140^{\circ}C)$ | | 10,000 | 100,000 ⁽³⁾ | — | | | |

Table A-19. NVM Reliability Characteristics⁽¹⁾

1. T_{Javg} will not exeed 85°C considering a typical temperature profile over the lifetime of a consumer, industrial or automotive application.

 Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines Typical Data Retention, please refer to Engineering Bulletin EB618.

3. Spec table quotes typical endurance evaluated at 25°C for this product family, typical endurance at various temperature can be estimated using the graph below. For additional information on how Freescale defines Typical Endurance, please refer to Engineering Bulletin EB619.



In Table A-21 the timing characteristics for master mode are listed.

| Num | С | Characteristic | Symbol | Min | Тур | Max | Unit |
|-----|---|-----------------------------------|-------------------|--------|-----|------|------------------|
| 1 | Р | SCK Frequency | f _{sck} | 1/2048 | | 1/2 | f _{bus} |
| 1 | Р | SCK Period | t _{sck} | 2 | | 2048 | t _{bus} |
| 2 | D | Enable Lead Time | t _{lead} | _ | 1/2 | _ | t _{sck} |
| 3 | D | Enable Lag Time | t _{lag} | | 1/2 | — | t _{sck} |
| 4 | D | Clock (SCK) High or Low Time | t _{wsck} | _ | 1/2 | _ | t _{sck} |
| 5 | D | Data Setup Time (Inputs) | t _{su} | 8 | — | — | ns |
| 6 | D | Data Hold Time (Inputs) | t _{hi} | 8 | — | — | ns |
| 9 | D | Data Valid after SCK Edge | t _{vsck} | _ | | 30 | ns |
| 10 | D | Data Valid after SS fall (CPHA=0) | t _{vss} | — | — | 15 | ns |
| 11 | D | Data Hold Time (Outputs) | t _{ho} | 20 | — | — | ns |
| 12 | D | Rise and Fall Time Inputs | t _{rfi} | _ | | 8 | ns |
| 13 | D | Rise and Fall Time Outputs | t _{rfo} | _ | _ | 8 | ns |

Table A-21. SPI Master Mode Timing Characteristics

A.6.2 Slave Mode

In Figure A-8 the timing diagram for slave mode with transmission format CPHA=0 is depicted.







In Figure A-9 the timing diagram for slave mode with transmission format CPHA=1 is depicted.

Figure A-9. SPI Slave Timing (CPHA=1)

In Table A-22 the timing characteristics for slave mode are listed.

| Num | С | Characteristic | Symbol | Min | Тур | Max | Unit |
|-----|---|---|-------------------|-----|-----|-------------------------|------------------|
| 1 | D | SCK Frequency | f _{sck} | DC | — | 1/4 | f _{bus} |
| 1 | Р | SCK Period | t _{sck} | 4 | _ | ∞ | t _{bus} |
| 2 | D | Enable Lead Time | t _{lead} | 4 | _ | — | t _{bus} |
| 3 | D | Enable Lag Time | t _{lag} | 4 | — | — | t _{bus} |
| 4 | D | Clock (SCK) High or Low Time | t _{wsck} | 4 | — | — | t _{bus} |
| 5 | D | Data Setup Time (Inputs) | t _{su} | 8 | _ | — | ns |
| 6 | D | Data Hold Time (Inputs) | t _{hi} | 8 | — | — | ns |
| 7 | D | Slave Access Time (time to data active) | t _a | — | — | 20 | ns |
| 8 | D | Slave MISO Disable Time | t _{dis} | — | — | 22 | ns |
| 9 | D | Data Valid after SCK Edge | t _{vsck} | | | $30 + t_{bus}$ | ns |
| 10 | D | Data Valid after SS fall | t _{vss} | — | — | 30 + t _{bus} 1 | ns |
| 11 | D | Data Hold Time (Outputs) | t _{ho} | 20 | — | — | ns |
| 12 | D | Rise and Fall Time Inputs | t _{rfi} | — | _ | 8 | ns |
| 13 | D | Rise and Fall Time Outputs | t _{rfo} | _ | _ | 8 | ns |

Table A-22. SPI Slave Mode Timing Characteristics

1. t_{bus} added due to internal synchronization delay



Appendix C Package Information

C.1.3 48-Pin LQFP Package



Figure C-3. 48-Pin LQFP Mechanical Dimensions (Case no. 932-03 issue F)