



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                  |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                           |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 72MHz                                                                                                                                                     |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, SPI, UART/USART, USB, USB OTG                                                                                    |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT                                                                                                                 |
| Number of I/O              | -                                                                                                                                                         |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 2K x 8                                                                                                                                                    |
| RAM Size                   | 64K x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                              |
| Data Converters            | -                                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                        |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 81-LBGA                                                                                                                                                   |
| Supplier Device Package    | 81-MAPBGA (10x10)                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dx256vmb7">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dx256vmb7</a> |

# Table of Contents

|                                                                  |    |                                                                  |    |
|------------------------------------------------------------------|----|------------------------------------------------------------------|----|
| 1 Ordering parts.....                                            | 3  | 6 Peripheral operating requirements and behaviors.....           | 22 |
| 1.1 Determining valid orderable parts.....                       | 3  | 6.1 Core modules.....                                            | 22 |
| 2 Part identification.....                                       | 3  | 6.1.1 Debug trace timing specifications.....                     | 22 |
| 2.1 Description.....                                             | 3  | 6.1.2 JTAG electricals.....                                      | 23 |
| 2.2 Format.....                                                  | 3  | 6.2 System modules.....                                          | 25 |
| 2.3 Fields.....                                                  | 3  | 6.3 Clock modules.....                                           | 25 |
| 2.4 Example.....                                                 | 4  | 6.3.1 MCG specifications.....                                    | 25 |
| 3 Terminology and guidelines.....                                | 4  | 6.3.2 Oscillator electrical specifications.....                  | 28 |
| 3.1 Definition: Operating requirement.....                       | 4  | 6.3.3 32kHz Oscillator Electrical Characteristics.....           | 30 |
| 3.2 Definition: Operating behavior.....                          | 5  | 6.4 Memories and memory interfaces.....                          | 31 |
| 3.3 Definition: Attribute.....                                   | 5  | 6.4.1 Flash electrical specifications.....                       | 31 |
| 3.4 Definition: Rating.....                                      | 6  | 6.4.2 EzPort Switching Specifications.....                       | 35 |
| 3.5 Result of exceeding a rating.....                            | 6  | 6.4.3 Flexbus Switching Specifications.....                      | 36 |
| 3.6 Relationship between ratings and operating requirements..... | 6  | 6.5 Security and integrity modules.....                          | 39 |
| 3.7 Guidelines for ratings and operating requirements.....       | 7  | 6.6 Analog.....                                                  | 39 |
| 3.8 Definition: Typical value.....                               | 7  | 6.6.1 ADC electrical specifications.....                         | 39 |
| 3.9 Typical value conditions.....                                | 8  | 6.6.2 CMP and 6-bit DAC electrical specifications.....           | 48 |
| 4 Ratings.....                                                   | 9  | 6.6.3 12-bit DAC electrical characteristics.....                 | 50 |
| 4.1 Thermal handling ratings.....                                | 9  | 6.6.4 Voltage reference electrical specifications.....           | 53 |
| 4.2 Moisture handling ratings.....                               | 9  | 6.7 Timers.....                                                  | 54 |
| 4.3 ESD handling ratings.....                                    | 9  | 6.8 Communication interfaces.....                                | 55 |
| 4.4 Voltage and current operating ratings.....                   | 9  | 6.8.1 USB electrical specifications.....                         | 55 |
| 5 General.....                                                   | 10 | 6.8.2 USB DCD electrical specifications.....                     | 55 |
| 5.1 AC electrical characteristics.....                           | 10 | 6.8.3 USB VREG electrical specifications.....                    | 55 |
| 5.2 Nonswitching electrical specifications.....                  | 11 | 6.8.4 CAN switching specifications.....                          | 56 |
| 5.2.1 Voltage and current operating requirements.....            | 11 | 6.8.5 DSPI switching specifications (limited voltage range)..... | 56 |
| 5.2.2 LVD and POR operating requirements.....                    | 12 | 6.8.6 DSPI switching specifications (full voltage range).....    | 58 |
| 5.2.3 Voltage and current operating behaviors.....               | 12 | 6.8.7 I2C switching specifications.....                          | 59 |
| 5.2.4 Power mode transition operating behaviors.....             | 13 | 6.8.8 UART switching specifications.....                         | 60 |
| 5.2.5 Power consumption operating behaviors.....                 | 14 | 6.8.9 I2S/SAI Switching Specifications.....                      | 60 |
| 5.2.6 Designing with radiated emissions in mind.....             | 18 | 6.9 Human-machine interfaces (HMI).....                          | 64 |
| 5.2.7 Capacitance attributes.....                                | 18 | 6.9.1 TSI electrical specifications.....                         | 64 |
| 5.3 Switching specifications.....                                | 19 | 7 Dimensions.....                                                | 65 |
| 5.3.1 Device clock specifications.....                           | 19 | 7.1 Obtaining package dimensions.....                            | 65 |
| 5.3.2 General switching specifications.....                      | 19 | 8 Pinout.....                                                    | 65 |
| 5.4 Thermal specifications.....                                  | 20 | 8.1 K20 Signal Multiplexing and Pin Assignments.....             | 65 |
| 5.4.1 Thermal operating requirements.....                        | 21 | 8.2 K20 Pinouts.....                                             | 70 |
| 5.4.2 Thermal attributes.....                                    | 21 | 9 Revision History.....                                          | 72 |

## Terminology and guidelines

| Field | Description                 | Values                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-------|-----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FFF   | Program flash memory size   | <ul style="list-style-type: none"><li>• 32 = 32 KB</li><li>• 64 = 64 KB</li><li>• 128 = 128 KB</li><li>• 256 = 256 KB</li><li>• 512 = 512 KB</li><li>• 1M0 = 1 MB</li></ul>                                                                                                                                                                                                                                                                                                                                                                                          |
| R     | Silicon revision            | <ul style="list-style-type: none"><li>• Z = Initial</li><li>• (Blank) = Main</li><li>• A = Revision after main</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"><li>• V = -40 to 105</li><li>• C = -40 to 85</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| PP    | Package identifier          | <ul style="list-style-type: none"><li>• FM = 32 QFN (5 mm x 5 mm)</li><li>• FT = 48 QFN (7 mm x 7 mm)</li><li>• LF = 48 LQFP (7 mm x 7 mm)</li><li>• LH = 64 LQFP (10 mm x 10 mm)</li><li>• MP = 64 MAPBGA (5 mm x 5 mm)</li><li>• LK = 80 LQFP (12 mm x 12 mm)</li><li>• MB = 81 MAPBGA (8 mm x 8 mm)</li><li>• LL = 100 LQFP (14 mm x 14 mm)</li><li>• ML = 104 MAPBGA (8 mm x 8 mm)</li><li>• MC = 121 MAPBGA (8 mm x 8 mm)</li><li>• LQ = 144 LQFP (20 mm x 20 mm)</li><li>• MD = 144 MAPBGA (13 mm x 13 mm)</li><li>• MJ = 256 MAPBGA (17 mm x 17 mm)</li></ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"><li>• 5 = 50 MHz</li><li>• 7 = 72 MHz</li><li>• 10 = 100 MHz</li><li>• 12 = 120 MHz</li><li>• 15 = 150 MHz</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                               |
| N     | Packaging type              | <ul style="list-style-type: none"><li>• R = Tape and reel</li><li>• (Blank) = Trays</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

## 2.4 Example

This is an example part number:

MK20DN512ZVMD10

## 3 Terminology and guidelines

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | –55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

| Symbol           | Description                                           | Min.  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | –2000 | +2000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | –500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105°C      | –100  | +100  | mA   |       |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

### 4.4 Voltage and current operating ratings

| Symbol          | Description            | Min. | Max. | Unit |
|-----------------|------------------------|------|------|------|
| V <sub>DD</sub> | Digital supply voltage | –0.3 | 3.8  | V    |

Table continues on the next page...

## 5.2.3 Voltage and current operating behaviors

**Table 4. Voltage and current operating behaviors**

| Symbol    | Description                                                                | Min.           | Max.  | Unit          | Notes |
|-----------|----------------------------------------------------------------------------|----------------|-------|---------------|-------|
| $V_{OH}$  | Output high voltage — high drive strength                                  |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OH} = -9\text{mA}$    | $V_{DD} - 0.5$ | —     | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OH} = -3\text{mA}$   | $V_{DD} - 0.5$ | —     | V             |       |
|           | Output high voltage — low drive strength                                   |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OH} = -2\text{mA}$    | $V_{DD} - 0.5$ | —     | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OH} = -0.6\text{mA}$ | $V_{DD} - 0.5$ | —     | V             |       |
| $I_{OHT}$ | Output high current total for all ports                                    | —              | 100   | mA            |       |
| $V_{OL}$  | Output low voltage — high drive strength                                   |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OL} = 9\text{mA}$     | —              | 0.5   | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OL} = 3\text{mA}$    | —              | 0.5   | V             |       |
|           | Output low voltage — low drive strength                                    |                |       |               |       |
|           | • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , $I_{OL} = 2\text{mA}$     | —              | 0.5   | V             |       |
|           | • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ , $I_{OL} = 0.6\text{mA}$  | —              | 0.5   | V             |       |
| $I_{OLT}$ | Output low current total for all ports                                     | —              | 100   | mA            |       |
| $I_{IN}$  | Input leakage current (per pin) for full temperature range                 | —              | 1     | $\mu\text{A}$ | 1     |
| $I_{IN}$  | Input leakage current (per pin) at 25°C                                    | —              | 0.025 | $\mu\text{A}$ | 1     |
| $I_{OZ}$  | Hi-Z (off-state) leakage current (per pin)                                 | —              | 1     | $\mu\text{A}$ |       |
| $R_{PU}$  | Internal pullup resistors                                                  | 20             | 50    | k $\Omega$    | 2     |
| $R_{PD}$  | Internal pulldown resistors                                                | 20             | 50    | k $\Omega$    | 3     |

1. Measured at  $V_{DD}=3.6\text{V}$

2. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{SS}$

3. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{DD}$

## 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and  $V_{LLSx} \rightarrow \text{RUN}$  recovery times in the following table assume this clock configuration:

- CPU and system clocks = 72 MHz
- Bus clock = 36 MHz
- FlexBus clock = 36 MHz
- Flash clock = 24 MHz

**Table 7. Capacitance attributes (continued)**

| Symbol            | Description                     | Min. | Max. | Unit |
|-------------------|---------------------------------|------|------|------|
| C <sub>IN_D</sub> | Input capacitance: digital pins | —    | 7    | pF   |

## 5.3 Switching specifications

### 5.3.1 Device clock specifications

**Table 8. Device clock specifications**

| Symbol                     | Description                                            | Min. | Max. | Unit | Notes |
|----------------------------|--------------------------------------------------------|------|------|------|-------|
| Normal run mode            |                                                        |      |      |      |       |
| f <sub>SYS</sub>           | System and core clock                                  | —    | 72   | MHz  |       |
| f <sub>SYS_USB</sub>       | System and core clock when Full Speed USB in operation | 20   | —    | MHz  |       |
| f <sub>BUS</sub>           | Bus clock                                              | —    | 50   | MHz  |       |
| FB_CLK                     | FlexBus clock                                          | —    | 50   | MHz  |       |
| f <sub>FLASH</sub>         | Flash clock                                            | —    | 25   | MHz  |       |
| f <sub>LPTMR</sub>         | LPTMR clock                                            | —    | 25   | MHz  |       |
| VLPR mode <sup>1</sup>     |                                                        |      |      |      |       |
| f <sub>SYS</sub>           | System and core clock                                  | —    | 4    | MHz  |       |
| f <sub>BUS</sub>           | Bus clock                                              | —    | 4    | MHz  |       |
| FB_CLK                     | FlexBus clock                                          | —    | 4    | MHz  |       |
| f <sub>FLASH</sub>         | Flash clock                                            | —    | 1    | MHz  |       |
| f <sub>ERCLK</sub>         | External reference clock                               | —    | 16   | MHz  |       |
| f <sub>LPTMR_pin</sub>     | LPTMR clock                                            | —    | 25   | MHz  |       |
| f <sub>LPTMR_ERCLK</sub>   | LPTMR external reference clock                         | —    | 16   | MHz  |       |
| f <sub>FlexCAN_ERCLK</sub> | FlexCAN external reference clock                       | —    | 8    | MHz  |       |
| f <sub>I2S_MCLK</sub>      | I2S master clock                                       | —    | 12.5 | MHz  |       |
| f <sub>I2S_BCLK</sub>      | I2S bit clock                                          | —    | 4    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

**Table 13. MCG specifications (continued)**

| Symbol                     | Description                                                                                                                                                                                                     |                                                              | Min.   | Typ.  | Max.                                               | Unit | Notes |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|--------|-------|----------------------------------------------------|------|-------|
| $f_{\text{dco\_t\_DMX32}}$ | DCO output frequency                                                                                                                                                                                            | Low range (DRS=00)<br>$732 \times f_{\text{fll\_ref}}$       | —      | 23.99 | —                                                  | MHz  | 4, 5  |
|                            |                                                                                                                                                                                                                 | Mid range (DRS=01)<br>$1464 \times f_{\text{fll\_ref}}$      | —      | 47.97 | —                                                  | MHz  |       |
|                            |                                                                                                                                                                                                                 | Mid-high range (DRS=10)<br>$2197 \times f_{\text{fll\_ref}}$ | —      | 71.99 | —                                                  | MHz  |       |
|                            |                                                                                                                                                                                                                 | High range (DRS=11)<br>$2929 \times f_{\text{fll\_ref}}$     | —      | 95.98 | —                                                  | MHz  |       |
| $J_{\text{cyc\_fll}}$      | FLL period jitter                                                                                                                                                                                               |                                                              | —      | 180   | —                                                  | ps   |       |
|                            | <ul style="list-style-type: none"><li><math>f_{\text{VCO}} = 48 \text{ MHz}</math></li><li><math>f_{\text{VCO}} = 98 \text{ MHz}</math></li></ul>                                                               |                                                              | —      | 150   | —                                                  |      |       |
| $t_{\text{fll\_acquire}}$  | FLL target frequency acquisition time                                                                                                                                                                           |                                                              | —      | —     | 1                                                  | ms   | 6     |
| PLL                        |                                                                                                                                                                                                                 |                                                              |        |       |                                                    |      |       |
| $f_{\text{vco}}$           | VCO operating frequency                                                                                                                                                                                         |                                                              | 48.0   | —     | 100                                                | MHz  |       |
| $I_{\text{pll}}$           | PLL operating current <ul style="list-style-type: none"><li>PLL @ 96 MHz (<math>f_{\text{osc\_hi\_1}} = 8 \text{ MHz}</math>, <math>f_{\text{pll\_ref}} = 2 \text{ MHz}</math>, VDIV multiplier = 48)</li></ul> |                                                              | —      | 1060  | —                                                  | μA   | 7     |
| $I_{\text{pll}}$           | PLL operating current <ul style="list-style-type: none"><li>PLL @ 48 MHz (<math>f_{\text{osc\_hi\_1}} = 8 \text{ MHz}</math>, <math>f_{\text{pll\_ref}} = 2 \text{ MHz}</math>, VDIV multiplier = 24)</li></ul> |                                                              | —      | 600   | —                                                  | μA   | 7     |
| $f_{\text{pll\_ref}}$      | PLL reference frequency range                                                                                                                                                                                   |                                                              | 2.0    | —     | 4.0                                                | MHz  |       |
| $J_{\text{cyc\_pll}}$      | PLL period jitter (RMS)                                                                                                                                                                                         |                                                              | —      | 120   | —                                                  | ps   | 8     |
|                            | <ul style="list-style-type: none"><li><math>f_{\text{vco}} = 48 \text{ MHz}</math></li><li><math>f_{\text{vco}} = 100 \text{ MHz}</math></li></ul>                                                              |                                                              | —      | 50    | —                                                  | ps   |       |
| $J_{\text{acc\_pll}}$      | PLL accumulated jitter over 1μs (RMS)                                                                                                                                                                           |                                                              | —      | 1350  | —                                                  | ps   | 8     |
|                            | <ul style="list-style-type: none"><li><math>f_{\text{vco}} = 48 \text{ MHz}</math></li><li><math>f_{\text{vco}} = 100 \text{ MHz}</math></li></ul>                                                              |                                                              | —      | 600   | —                                                  | ps   |       |
| $D_{\text{lock}}$          | Lock entry frequency tolerance                                                                                                                                                                                  |                                                              | ± 1.49 | —     | ± 2.98                                             | %    |       |
| $D_{\text{unl}}$           | Lock exit frequency tolerance                                                                                                                                                                                   |                                                              | ± 4.47 | —     | ± 5.97                                             | %    |       |
| $t_{\text{pll\_lock}}$     | Lock detector detection time                                                                                                                                                                                    |                                                              | —      | —     | $150 \times 10^{-6} + 1075(1/f_{\text{pll\_ref}})$ | s    | 9     |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{\text{dco\_t}}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

**Table 19. Flash command timing specifications (continued)**

| Symbol                                         | Description                                                       | Min. | Typ. | Max. | Unit          | Notes |
|------------------------------------------------|-------------------------------------------------------------------|------|------|------|---------------|-------|
| $t_{\text{eewr8b8k}}$                          | Byte-write to FlexRAM execution time:<br>• 8 KB EEPROM backup     | —    | 340  | 1700 | $\mu\text{s}$ |       |
| $t_{\text{eewr8b16k}}$                         | • 16 KB EEPROM backup                                             | —    | 385  | 1800 | $\mu\text{s}$ |       |
| $t_{\text{eewr8b32k}}$                         | • 32 KB EEPROM backup                                             | —    | 475  | 2000 | $\mu\text{s}$ |       |
| Word-write to FlexRAM for EEPROM operation     |                                                                   |      |      |      |               |       |
| $t_{\text{eewr16bers}}$                        | Word-write to erased FlexRAM location execution time              | —    | 175  | 260  | $\mu\text{s}$ |       |
| $t_{\text{eewr16b8k}}$                         | Word-write to FlexRAM execution time:<br>• 8 KB EEPROM backup     | —    | 340  | 1700 | $\mu\text{s}$ |       |
| $t_{\text{eewr16b16k}}$                        | • 16 KB EEPROM backup                                             | —    | 385  | 1800 | $\mu\text{s}$ |       |
| $t_{\text{eewr16b32k}}$                        | • 32 KB EEPROM backup                                             | —    | 475  | 2000 | $\mu\text{s}$ |       |
| Longword-write to FlexRAM for EEPROM operation |                                                                   |      |      |      |               |       |
| $t_{\text{eewr32bers}}$                        | Longword-write to erased FlexRAM location execution time          | —    | 360  | 540  | $\mu\text{s}$ |       |
| $t_{\text{eewr32b8k}}$                         | Longword-write to FlexRAM execution time:<br>• 8 KB EEPROM backup | —    | 545  | 1950 | $\mu\text{s}$ |       |
| $t_{\text{eewr32b16k}}$                        | • 16 KB EEPROM backup                                             | —    | 630  | 2050 | $\mu\text{s}$ |       |
| $t_{\text{eewr32b32k}}$                        | • 32 KB EEPROM backup                                             | —    | 810  | 2250 | $\mu\text{s}$ |       |

1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

### 6.4.1.3 Flash current and power specifications

**Table 20. Flash current and power specifications**

| Symbol               | Description                                     | Typ. | Unit |
|----------------------|-------------------------------------------------|------|------|
| $I_{\text{DD\_PGM}}$ | Worst case programming current in program flash | 10   | mA   |


### 6.4.1.4 Reliability specifications

**Table 21. NVM reliability specifications**

| Symbol                   | Description                            | Min. | Typ. <sup>1</sup> | Max. | Unit   | Notes |
|--------------------------|----------------------------------------|------|-------------------|------|--------|-------|
| Program Flash            |                                        |      |                   |      |        |       |
| $t_{\text{nv mretp10k}}$ | Data retention after up to 10 K cycles | 5    | 50                | —    | years  |       |
| $t_{\text{nv mretp1k}}$  | Data retention after up to 1 K cycles  | 20   | 100               | —    | years  |       |
| $n_{\text{nv mcycp}}$    | Cycling endurance                      | 10 K | 50 K              | —    | cycles | 2     |

Table continues on the next page...

- Writes\_subsystem — minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM — allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with Program Partition command
- EEESPLIT — FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE — allocated FlexRAM based on DEPART; entered with Program Partition command
- Write\_efficiency —
  - 0.25 for 8-bit writes to FlexRAM
  - 0.50 for 16-bit or 32-bit writes to FlexRAM
- $n_{\text{nvmcyd}}$  — data flash cycling endurance



**Figure 10. EEPROM backup writes to FlexRAM**

## 6.6.1.2 16-bit ADC electrical characteristics

Table 26. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

| Symbol         | Description                     | Conditions <sup>1</sup>                                                                                                                                                                                   | Min.                             | Typ. <sup>2</sup>            | Max.                         | Unit                         | Notes                     |
|----------------|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------|------------------------------|------------------------------|---------------------------|
| $I_{DDA\_ADC}$ | Supply current                  |                                                                                                                                                                                                           | 0.215                            | —                            | 1.7                          | mA                           | 3                         |
| $f_{ADACK}$    | ADC asynchronous clock source   | <ul style="list-style-type: none"> <li>• ADLPC=1, ADHSC=0</li> <li>• ADLPC=1, ADHSC=1</li> <li>• ADLPC=0, ADHSC=0</li> <li>• ADLPC=0, ADHSC=1</li> </ul>                                                  | 1.2<br>3.0<br>2.4<br>4.4         | 2.4<br>4.0<br>5.2<br>6.2     | 3.9<br>7.3<br>6.1<br>9.5     | MHz<br>MHz<br>MHz<br>MHz     | $t_{ADACK} = 1/f_{ADACK}$ |
|                | Sample Time                     | See Reference Manual chapter for sample times                                                                                                                                                             |                                  |                              |                              |                              |                           |
| TUE            | Total unadjusted error          | <ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>                                                                                                              | —<br>—                           | ±4<br>±1.4                   | ±6.8<br>±2.1                 | LSB <sup>4</sup>             | 5                         |
| DNL            | Differential non-linearity      | <ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>                                                                                                              | —<br>—                           | ±0.7<br>±0.2                 | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup>             | 5                         |
| INL            | Integral non-linearity          | <ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>                                                                                                              | —<br>—                           | ±1.0<br>±0.5                 | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup>             | 5                         |
| $E_{FS}$       | Full-scale error                | <ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>                                                                                                              | —<br>—                           | -4<br>-1.4                   | -5.4<br>-1.8                 | LSB <sup>4</sup>             | $V_{ADIN} = V_{DDA}$<br>5 |
| $E_Q$          | Quantization error              | <ul style="list-style-type: none"> <li>• 16 bit modes</li> <li>• ≤13 bit modes</li> </ul>                                                                                                                 | —<br>—                           | -1 to 0<br>—                 | —<br>±0.5                    | LSB <sup>4</sup>             |                           |
| ENOB           | Effective number of bits        | 16 bit differential mode <ul style="list-style-type: none"> <li>• Avg=32</li> <li>• Avg=4</li> </ul> 16 bit single-ended mode <ul style="list-style-type: none"> <li>• Avg=32</li> <li>• Avg=4</li> </ul> | 12.8<br>11.9<br>12.2<br>11.4     | 14.5<br>13.8<br>13.9<br>13.1 | —<br>—<br>—<br>—             | bits<br>bits<br>bits<br>bits | 6                         |
| SINAD          | Signal-to-noise plus distortion | See ENOB                                                                                                                                                                                                  | $6.02 \times \text{ENOB} + 1.76$ |                              |                              | dB                           |                           |
| THD            | Total harmonic distortion       | 16 bit differential mode <ul style="list-style-type: none"> <li>• Avg=32</li> </ul> 16 bit single-ended mode <ul style="list-style-type: none"> <li>• Avg=32</li> </ul>                                   | —<br>—                           | -94<br>-85                   | —<br>—                       | dB<br>dB                     | 7                         |

Table continues on the next page...

### 6.6.1.3 16-bit ADC with PGA operating conditions

**Table 27. 16-bit ADC with PGA operating conditions**

| Symbol              | Description                  | Conditions                                                                                                 | Min.             | Typ. <sup>1</sup> | Max.             | Unit | Notes                   |
|---------------------|------------------------------|------------------------------------------------------------------------------------------------------------|------------------|-------------------|------------------|------|-------------------------|
| V <sub>DDA</sub>    | Supply voltage               | Absolute                                                                                                   | 1.71             | —                 | 3.6              | V    |                         |
| V <sub>REFPGA</sub> | PGA ref voltage              |                                                                                                            | VREF_OUT<br>T    | VREF_OUT<br>T     | VREF_OUT<br>T    | V    | 2, 3                    |
| V <sub>ADIN</sub>   | Input voltage                |                                                                                                            | V <sub>SSA</sub> | —                 | V <sub>DDA</sub> | V    |                         |
| V <sub>CM</sub>     | Input Common Mode range      |                                                                                                            | V <sub>SSA</sub> | —                 | V <sub>DDA</sub> | V    |                         |
| R <sub>PGAD</sub>   | Differential input impedance | Gain = 1, 2, 4, 8<br>Gain = 16, 32<br>Gain = 64                                                            | —<br>—<br>—      | 128<br>64<br>32   | —<br>—<br>—      | kΩ   | IN+ to IN- <sup>4</sup> |
| R <sub>AS</sub>     | Analog source resistance     |                                                                                                            | —                | 100               | —                | Ω    | 5                       |
| T <sub>S</sub>      | ADC sampling time            |                                                                                                            | 1.25             | —                 | —                | μs   | 6                       |
| C <sub>rate</sub>   | ADC conversion rate          | ≤ 13 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled<br>Peripheral clock = 50 MHz | 18.484           | —                 | 450              | Ksps | 7                       |
|                     |                              | 16 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled<br>Peripheral clock = 50 MHz   | 37.037           | —                 | 250              | Ksps | 8                       |

1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is R<sub>PGAD</sub>/2
5. The analog source resistance (R<sub>AS</sub>), external to MCU, should be kept as minimum as possible. Increased R<sub>AS</sub> causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25μs time should be allowed for F<sub>in</sub>=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

### 6.6.1.4 16-bit ADC with PGA characteristics with Chop enabled (ADC\_PGA[PGACHPb] = 0)

Table 28. 16-bit ADC with PGA characteristics

| Symbol               | Description                                  | Conditions                                                    | Min.                                                                                    | Typ. <sup>1</sup> | Max. | Unit   | Notes                                                                 |
|----------------------|----------------------------------------------|---------------------------------------------------------------|-----------------------------------------------------------------------------------------|-------------------|------|--------|-----------------------------------------------------------------------|
| I <sub>DDA_PGA</sub> | Supply current                               | Low power<br>(ADC_PGA[PGALPb]=0)                              | —                                                                                       | 420               | 644  | μA     | 2                                                                     |
| I <sub>DC_PGA</sub>  | Input DC current                             |                                                               | $\frac{2}{R_{PGAD}} \left( \frac{(V_{REFPGA} \times 0.583) - V_{CM}}{(Gain+1)} \right)$ |                   |      | A      | 3                                                                     |
|                      |                                              | Gain =1, V <sub>REFPGA</sub> =1.2V,<br>V <sub>CM</sub> =0.5V  | —                                                                                       | 1.54              | —    | μA     |                                                                       |
|                      |                                              | Gain =64, V <sub>REFPGA</sub> =1.2V,<br>V <sub>CM</sub> =0.1V | —                                                                                       | 0.57              | —    | μA     |                                                                       |
| G                    | Gain <sup>4</sup>                            | • PGAG=0                                                      | 0.95                                                                                    | 1                 | 1.05 |        | R <sub>AS</sub> < 100Ω                                                |
|                      |                                              | • PGAG=1                                                      | 1.9                                                                                     | 2                 | 2.1  |        |                                                                       |
|                      |                                              | • PGAG=2                                                      | 3.8                                                                                     | 4                 | 4.2  |        |                                                                       |
|                      |                                              | • PGAG=3                                                      | 7.6                                                                                     | 8                 | 8.4  |        |                                                                       |
|                      |                                              | • PGAG=4                                                      | 15.2                                                                                    | 16                | 16.6 |        |                                                                       |
|                      |                                              | • PGAG=5                                                      | 30.0                                                                                    | 31.6              | 33.2 |        |                                                                       |
|                      |                                              | • PGAG=6                                                      | 58.8                                                                                    | 63.3              | 67.8 |        |                                                                       |
| BW                   | Input signal<br>bandwidth                    | • 16-bit modes                                                | —                                                                                       | —                 | 4    | kHz    |                                                                       |
|                      |                                              | • < 16-bit modes                                              | —                                                                                       | —                 | 40   | kHz    |                                                                       |
| PSRR                 | Power supply<br>rejection ratio              | Gain=1                                                        | —                                                                                       | -84               | —    | dB     | V <sub>DDA</sub> = 3V<br>±100mV,<br>f <sub>VDDA</sub> = 50Hz,<br>60Hz |
| CMRR                 | Common mode<br>rejection ratio               | • Gain=1                                                      | —                                                                                       | -84               | —    | dB     | V <sub>CM</sub> =<br>500mVpp,<br>f <sub>VCM</sub> = 50Hz,<br>100Hz    |
|                      |                                              | • Gain=64                                                     | —                                                                                       | -85               | —    | dB     |                                                                       |
| V <sub>OFS</sub>     | Input offset<br>voltage                      |                                                               | —                                                                                       | 0.2               | —    | mV     | Output offset =<br>V <sub>OFS</sub> *(Gain+1)                         |
| T <sub>GSW</sub>     | Gain switching<br>settling time              |                                                               | —                                                                                       | —                 | 10   | μs     | 5                                                                     |
| dG/dT                | Gain drift over full<br>temperature<br>range | • Gain=1                                                      | —                                                                                       | 6                 | 10   | ppm/°C |                                                                       |
|                      |                                              | • Gain=64                                                     | —                                                                                       | 31                | 42   | ppm/°C |                                                                       |
| dG/dV <sub>DDA</sub> | Gain drift over<br>supply voltage            | • Gain=1                                                      | —                                                                                       | 0.07              | 0.21 | %/V    | V <sub>DDA</sub> from 1.71<br>to 3.6V                                 |
|                      |                                              | • Gain=64                                                     | —                                                                                       | 0.14              | 0.31 | %/V    |                                                                       |

Table continues on the next page...

**Table 28. 16-bit ADC with PGA characteristics (continued)**

| Symbol        | Description                             | Conditions                                                                | Min.                                                                                                                 | Typ. <sup>1</sup> | Max. | Unit | Notes                                                                                        |
|---------------|-----------------------------------------|---------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|-------------------|------|------|----------------------------------------------------------------------------------------------|
| $E_{IL}$      | Input leakage error                     | All modes                                                                 | $I_{in} \times R_{AS}$                                                                                               |                   |      | mV   | $I_{in}$ = leakage current<br><br>(refer to the MCU's voltage and current operating ratings) |
| $V_{PP,DIFF}$ | Maximum differential input signal swing |                                                                           | $\left( \frac{(\min(V_X, V_{DDA} - V_X) - 0.2) \times 4}{\text{Gain}} \right)$ where $V_X = V_{REFPGA} \times 0.583$ |                   |      | V    | 6                                                                                            |
| SNR           | Signal-to-noise ratio                   | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul> | 80                                                                                                                   | 90                | —    | dB   | 16-bit differential mode, Average=32                                                         |
|               |                                         |                                                                           | 52                                                                                                                   | 66                | —    | dB   |                                                                                              |
| THD           | Total harmonic distortion               | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul> | 85                                                                                                                   | 100               | —    | dB   | 16-bit differential mode, Average=32, $f_{in}=100\text{Hz}$                                  |
|               |                                         |                                                                           | 49                                                                                                                   | 95                | —    | dB   |                                                                                              |
| SFDR          | Spurious free dynamic range             | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul> | 85                                                                                                                   | 105               | —    | dB   | 16-bit differential mode, Average=32, $f_{in}=100\text{Hz}$                                  |
|               |                                         |                                                                           | 53                                                                                                                   | 88                | —    | dB   |                                                                                              |
| ENOB          | Effective number of bits                | • Gain=1, Average=4                                                       | 11.6                                                                                                                 | 13.4              | —    | bits | 16-bit differential mode, $f_{in}=100\text{Hz}$                                              |
|               |                                         | • Gain=64, Average=4                                                      | 7.2                                                                                                                  | 9.6               | —    | bits |                                                                                              |
|               |                                         | • Gain=1, Average=32                                                      | 12.8                                                                                                                 | 14.5              | —    | bits |                                                                                              |
|               |                                         | • Gain=2, Average=32                                                      | 11.0                                                                                                                 | 14.3              | —    | bits |                                                                                              |
|               |                                         | • Gain=4, Average=32                                                      | 7.9                                                                                                                  | 13.8              | —    | bits |                                                                                              |
|               |                                         | • Gain=8, Average=32                                                      | 7.3                                                                                                                  | 13.1              | —    | bits |                                                                                              |
|               |                                         | • Gain=16, Average=32                                                     | 6.8                                                                                                                  | 12.5              | —    | bits |                                                                                              |
|               |                                         | • Gain=32, Average=32                                                     | 6.8                                                                                                                  | 11.5              | —    | bits |                                                                                              |
|               |                                         | • Gain=64, Average=32                                                     | 7.5                                                                                                                  | 10.6              | —    | bits |                                                                                              |
| SINAD         | Signal-to-noise plus distortion ratio   | See ENOB                                                                  | $6.02 \times \text{ENOB} + 1.76$                                                                                     |                   |      | dB   |                                                                                              |

1. Typical values assume  $V_{DDA} = 3.0\text{V}$ ,  $\text{Temp} = 25^\circ\text{C}$ ,  $f_{ADCK} = 6\text{MHz}$  unless otherwise stated.
2. This current is a PGA module adder, in addition to ADC conversion currents.
3. Between  $IN+$  and  $IN-$ . The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage ( $V_{CM}$ ) and the PGA gain.
4.  $\text{Gain} = 2^{\text{PGAG}}$
5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

## 6.7 Timers

See [General switching specifications](#).

## 6.8 Communication interfaces

### 6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

### 6.8.2 USB DCD electrical specifications

**Table 37. USB DCD electrical specifications**

| Symbol               | Description                                        | Min.  | Typ. | Max. | Unit       |
|----------------------|----------------------------------------------------|-------|------|------|------------|
| V <sub>DP_SRC</sub>  | USB_DP source voltage (up to 250 $\mu$ A)          | 0.5   | —    | 0.7  | V          |
| V <sub>LGC</sub>     | Threshold voltage for logic high                   | 0.8   | —    | 2.0  | V          |
| I <sub>DP_SRC</sub>  | USB_DP source current                              | 7     | 10   | 13   | $\mu$ A    |
| I <sub>DM_SINK</sub> | USB_DM sink current                                | 50    | 100  | 150  | $\mu$ A    |
| R <sub>DM_DWN</sub>  | D- pulldown resistance for data pin contact detect | 14.25 | —    | 24.8 | k $\Omega$ |
| V <sub>DAT_REF</sub> | Data detect voltage                                | 0.25  | 0.33 | 0.4  | V          |

### 6.8.3 USB VREG electrical specifications

**Table 38. USB VREG electrical specifications**

| Symbol              | Description                                                                                                                                                                         | Min. | Typ. <sup>1</sup> | Max. | Unit    | Notes |
|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------------------|------|---------|-------|
| V <sub>REGIN</sub>  | Input supply voltage                                                                                                                                                                | 2.7  | —                 | 5.5  | V       |       |
| I <sub>DDon</sub>   | Quiescent current — Run mode, load current equal zero, input supply (V <sub>REGIN</sub> ) > 3.6 V                                                                                   | —    | 120               | 186  | $\mu$ A |       |
| I <sub>DDstby</sub> | Quiescent current — Standby mode, load current equal zero                                                                                                                           | —    | 1.1               | 1.54 | $\mu$ A |       |
| I <sub>DDoff</sub>  | Quiescent current — Shutdown mode <ul style="list-style-type: none"> <li>V<sub>REGIN</sub> = 5.0 V and temperature=25C</li> <li>Across operating voltage and temperature</li> </ul> | —    | 650               | —    | nA      |       |
|                     |                                                                                                                                                                                     | —    | —                 | 4    | $\mu$ A |       |
|                     |                                                                                                                                                                                     | —    | —                 | 120  | mA      |       |

*Table continues on the next page...*

**Table 38. USB VREG electrical specifications  
(continued)**

| Symbol                | Description                                                                      | Min.     | Typ. <sup>1</sup> | Max.       | Unit   | Notes |
|-----------------------|----------------------------------------------------------------------------------|----------|-------------------|------------|--------|-------|
| I <sub>LOADstby</sub> | Maximum load current — Standby mode                                              | —        | —                 | 1          | mA     |       |
| V <sub>Reg33out</sub> | Regulator output voltage — Input supply (VREGIN) > 3.6 V                         |          |                   |            |        |       |
|                       | <ul style="list-style-type: none"> <li>Run mode</li> <li>Standby mode</li> </ul> | 3<br>2.1 | 3.3<br>2.8        | 3.6<br>3.6 | V<br>V |       |
| V <sub>Reg33out</sub> | Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode      | 2.1      | —                 | 3.6        | V      | 2     |
| C <sub>OUT</sub>      | External output capacitor                                                        | 1.76     | 2.2               | 8.16       | μF     |       |
| ESR                   | External output capacitor equivalent series resistance                           | 1        | —                 | 100        | mΩ     |       |
| I <sub>LIM</sub>      | Short circuit current                                                            | —        | 290               | —          | mA     |       |

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

## 6.8.4 CAN switching specifications

See [General switching specifications](#).

## 6.8.5 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 39. Master mode DSPI timing (limited voltage range)**

| Num | Description                                   | Min.                       | Max.                      | Unit | Notes |
|-----|-----------------------------------------------|----------------------------|---------------------------|------|-------|
|     | Operating voltage                             | 2.7                        | 3.6                       | V    |       |
|     | Frequency of operation                        | —                          | 25                        | MHz  |       |
| DS1 | DSPI_SCK output cycle time                    | 2 x t <sub>BUS</sub>       | —                         | ns   |       |
| DS2 | DSPI_SCK output high/low time                 | (t <sub>SCK</sub> /2) – 2  | (t <sub>SCK</sub> /2) + 2 | ns   |       |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay | (t <sub>BUS</sub> x 2) – 2 | —                         | ns   | 1     |

Table continues on the next page...




Figure 26. I2S/SAI timing — slave modes

### 6.8.9.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

**Table 45. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                                               | 62.5 | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                                     | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 250  | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 45   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 45   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 53   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |




Figure 27. I2S/SAI timing — master modes

Table 46. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic                                                 | Min. | Max. | Unit        |
|------|----------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                              | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 7.6  | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 67   | ns          |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 6.5  | —    | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 72   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 28. I2S/SAI timing — slave modes

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

Table 47. TSI electrical specifications

| Symbol       | Description                                                                                                                  | Min.   | Typ.    | Max.    | Unit     | Notes |
|--------------|------------------------------------------------------------------------------------------------------------------------------|--------|---------|---------|----------|-------|
| $V_{DDTSI}$  | Operating voltage                                                                                                            | 1.71   | —       | 3.6     | V        |       |
| $C_{ELE}$    | Target electrode capacitance range                                                                                           | 1      | 20      | 500     | pF       | 1     |
| $f_{REFmax}$ | Reference oscillator frequency                                                                                               | —      | 8       | 15      | MHz      | 2, 3  |
| $f_{ELEmax}$ | Electrode oscillator frequency                                                                                               | —      | 1       | 1.8     | MHz      | 2, 4  |
| $C_{REF}$    | Internal reference capacitor                                                                                                 | —      | 1       | —       | pF       |       |
| $V_{DELTA}$  | Oscillator delta voltage                                                                                                     | —      | 500     | —       | mV       | 2, 5  |
| $I_{REF}$    | Reference oscillator current source base current<br>• 2 $\mu$ A setting (REFCHRG = 0)<br>• 32 $\mu$ A setting (REFCHRG = 15) | —<br>— | 2<br>36 | 3<br>50 | $\mu$ A  | 2, 6  |
| $I_{ELE}$    | Electrode oscillator current source base current<br>• 2 $\mu$ A setting (EXTCHRG = 0)<br>• 32 $\mu$ A setting (EXTCHRG = 15) | —<br>— | 2<br>36 | 3<br>50 | $\mu$ A  | 2, 7  |
| Pres5        | Electrode capacitance measurement precision                                                                                  | —      | 8.3333  | 38400   | fF/count | 8     |
| Pres20       | Electrode capacitance measurement precision                                                                                  | —      | 8.3333  | 38400   | fF/count | 9     |
| Pres100      | Electrode capacitance measurement precision                                                                                  | —      | 8.3333  | 38400   | fF/count | 10    |
| MaxSens      | Maximum sensitivity                                                                                                          | 0.003  | 12.5    | —       | fF/count | 11    |
| Res          | Resolution                                                                                                                   | —      | —       | 16      | bits     |       |

Table continues on the next page...

## Pinout

| 81<br>MAP<br>BGA | 80<br>LQFP | Pin Name           | Default                              | ALT0                                 | ALT1               | ALT2      | ALT3                                | ALT4             | ALT5    | ALT6             | ALT7 | EzPort |
|------------------|------------|--------------------|--------------------------------------|--------------------------------------|--------------------|-----------|-------------------------------------|------------------|---------|------------------|------|--------|
| G10              | 44         | PTB1               | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6   | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6   | PTB1               | I2C0_SDA  | FTM1_CH1                            |                  |         | FTM1_QD_<br>PHB  |      |        |
| G9               | 45         | PTB2               | ADC0_SE12/<br>TSI0_CH7               | ADC0_SE12/<br>TSI0_CH7               | PTB2               | I2C0_SCL  | UART0_RTS_<br>b                     |                  |         | FTM0_FLT3        |      |        |
| G8               | 46         | PTB3               | ADC0_SE13/<br>TSI0_CH8               | ADC0_SE13/<br>TSI0_CH8               | PTB3               | I2C0_SDA  | UART0_CTS_<br>b/<br>UART0_COL_<br>b |                  |         | FTM0_FLT0        |      |        |
| D10              | 47         | PTB10              | ADC1_SE14                            | ADC1_SE14                            | PTB10              | SPI1_PCS0 | UART3_RX                            |                  | FB_AD19 | FTM0_FLT1        |      |        |
| C10              | 48         | PTB11              | ADC1_SE15                            | ADC1_SE15                            | PTB11              | SPI1_SCK  | UART3_TX                            |                  | FB_AD18 | FTM0_FLT2        |      |        |
| —                | 49         | VSS                | VSS                                  | VSS                                  |                    |           |                                     |                  |         |                  |      |        |
| —                | 50         | VDD                | VDD                                  | VDD                                  |                    |           |                                     |                  |         |                  |      |        |
| B10              | 51         | PTB16              | TSI0_CH9                             | TSI0_CH9                             | PTB16              | SPI1_SOUT | UART0_RX                            |                  | FB_AD17 | EWM_IN           |      |        |
| E9               | 52         | PTB17              | TSI0_CH10                            | TSI0_CH10                            | PTB17              | SPI1_SIN  | UART0_TX                            |                  | FB_AD16 | EWM_OUT_b        |      |        |
| D9               | 53         | PTB18              | TSI0_CH11                            | TSI0_CH11                            | PTB18              | CAN0_TX   | FTM2_CH0                            | I2S0_TX_<br>BCLK | FB_AD15 | FTM2_QD_<br>PHA  |      |        |
| C9               | 54         | PTB19              | TSI0_CH12                            | TSI0_CH12                            | PTB19              | CAN0_RX   | FTM2_CH1                            | I2S0_TX_FS       | FB_OE_b | FTM2_QD_<br>PHB  |      |        |
| B9               | 55         | PTC0               | ADC0_SE14/<br>TSI0_CH13              | ADC0_SE14/<br>TSI0_CH13              | PTC0               | SPI0_PCS4 | PDB0_EXTRG                          |                  | FB_AD14 | I2S0_TXD1        |      |        |
| D8               | 56         | PTC1/<br>LLWU_P6   | ADC0_SE15/<br>TSI0_CH14              | ADC0_SE15/<br>TSI0_CH14              | PTC1/<br>LLWU_P6   | SPI0_PCS3 | UART1_RTS_<br>b                     | FTM0_CH0         | FB_AD13 | I2S0_TXD0        |      |        |
| C8               | 57         | PTC2               | ADC0_SE4b/<br>CMP1_IN0/<br>TSI0_CH15 | ADC0_SE4b/<br>CMP1_IN0/<br>TSI0_CH15 | PTC2               | SPI0_PCS2 | UART1_CTS_<br>b                     | FTM0_CH1         | FB_AD12 | I2S0_TX_FS       |      |        |
| B8               | 58         | PTC3/<br>LLWU_P7   | CMP1_IN1                             | CMP1_IN1                             | PTC3/<br>LLWU_P7   | SPI0_PCS1 | UART1_RX                            | FTM0_CH2         | CLKOUT  | I2S0_TX_<br>BCLK |      |        |
| —                | 59         | VSS                | VSS                                  | VSS                                  |                    |           |                                     |                  |         |                  |      |        |
| —                | 60         | VDD                | VDD                                  | VDD                                  |                    |           |                                     |                  |         |                  |      |        |
| A8               | 61         | PTC4/<br>LLWU_P8   | DISABLED                             |                                      | PTC4/<br>LLWU_P8   | SPI0_PCS0 | UART1_TX                            | FTM0_CH3         | FB_AD11 | CMP1_OUT         |      |        |
| D7               | 62         | PTC5/<br>LLWU_P9   | DISABLED                             |                                      | PTC5/<br>LLWU_P9   | SPI0_SCK  | LPTMR0_<br>ALT2                     | I2S0_RXD0        | FB_AD10 | CMP0_OUT         |      |        |
| C7               | 63         | PTC6/<br>LLWU_P10  | CMP0_IN0                             | CMP0_IN0                             | PTC6/<br>LLWU_P10  | SPI0_SOUT | PDB0_EXTRG                          | I2S0_RX_<br>BCLK | FB_AD9  | I2S0_MCLK        |      |        |
| B7               | 64         | PTC7               | CMP0_IN1                             | CMP0_IN1                             | PTC7               | SPI0_SIN  | USB_SOF_<br>OUT                     | I2S0_RX_FS       | FB_AD8  |                  |      |        |
| A7               | 65         | PTC8               | ADC1_SE4b/<br>CMP0_IN2               | ADC1_SE4b/<br>CMP0_IN2               | PTC8               |           |                                     | I2S0_MCLK        | FB_AD7  |                  |      |        |
| D6               | 66         | PTC9               | ADC1_SE5b/<br>CMP0_IN3               | ADC1_SE5b/<br>CMP0_IN3               | PTC9               |           |                                     | I2S0_RX_<br>BCLK | FB_AD6  | FTM2_FLT0        |      |        |
| C6               | 67         | PTC10              | ADC1_SE6b                            | ADC1_SE6b                            | PTC10              | I2C1_SCL  |                                     | I2S0_RX_FS       | FB_AD5  |                  |      |        |
| C5               | 68         | PTC11/<br>LLWU_P11 | ADC1_SE7b                            | ADC1_SE7b                            | PTC11/<br>LLWU_P11 | I2C1_SDA  |                                     | I2S0_RXD1        | FB_RW_b |                  |      |        |
| —                | 69         | VSS                | VSS                                  | VSS                                  |                    |           |                                     |                  |         |                  |      |        |

| 81<br>MAP<br>BGA | 80<br>LQFP | Pin Name          | Default   | ALT0      | ALT1              | ALT2      | ALT3                                | ALT4     | ALT5                                               | ALT6      | ALT7 | EzPort |
|------------------|------------|-------------------|-----------|-----------|-------------------|-----------|-------------------------------------|----------|----------------------------------------------------|-----------|------|--------|
| —                | 70         | VDD               | VDD       | VDD       |                   |           |                                     |          |                                                    |           |      |        |
| D5               | 71         | PTC16             | DISABLED  |           | PTC16             |           | UART3_RX                            |          | FB_CS5_b/<br>FB_TSI21/<br>FB_BE23_16_<br>BLS15_8_b |           |      |        |
| C4               | 72         | PTC17             | DISABLED  |           | PTC17             |           | UART3_TX                            |          | FB_CS4_b/<br>FB_TSI20/<br>FB_BE31_24_<br>BLS7_0_b  |           |      |        |
| D4               | 73         | PTD0/<br>LLWU_P12 | DISABLED  |           | PTD0/<br>LLWU_P12 | SPI0_PCS0 | UART2_RTS_<br>b                     |          | FB_ALE/<br>FB_CS1_b/<br>FB_TS_b                    |           |      |        |
| D3               | 74         | PTD1              | ADC0_SE5b | ADC0_SE5b | PTD1              | SPI0_SCK  | UART2_CTS_<br>b                     |          | FB_CS0_b                                           |           |      |        |
| C3               | 75         | PTD2/<br>LLWU_P13 | DISABLED  |           | PTD2/<br>LLWU_P13 | SPI0_SOUT | UART2_RX                            |          | FB_AD4                                             |           |      |        |
| B3               | 76         | PTD3              | DISABLED  |           | PTD3              | SPI0_SIN  | UART2_TX                            |          | FB_AD3                                             |           |      |        |
| A3               | 77         | PTD4/<br>LLWU_P14 | DISABLED  |           | PTD4/<br>LLWU_P14 | SPI0_PCS1 | UART0_RTS_<br>b                     | FTM0_CH4 | FB_AD2                                             | EWM_IN    |      |        |
| A2               | 78         | PTD5              | ADC0_SE6b | ADC0_SE6b | PTD5              | SPI0_PCS2 | UART0_CTS_<br>b/<br>UART0_COL_<br>b | FTM0_CH5 | FB_AD1                                             | EWM_OUT_b |      |        |
| B2               | 79         | PTD6/<br>LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/<br>LLWU_P15 | SPI0_PCS3 | UART0_RX                            | FTM0_CH6 | FB_AD0                                             | FTM0_FLT0 |      |        |
| A1               | 80         | PTD7              | DISABLED  |           | PTD7              | CMT_IRO   | UART0_TX                            | FTM0_CH7 |                                                    | FTM0_FLT1 |      |        |
| A11              | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| B11              | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| C11              | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| K3               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| H4               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| F3               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| H1               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| H2               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| J1               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| J2               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| J3               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| H3               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| K4               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| H5               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| J5               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| H6               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| J9               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| J4               | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |
| H11              | —          | NC                | NC        | NC        |                   |           |                                     |          |                                                    |           |      |        |

|   | 1                                 | 2                                 | 3                                                | 4                 | 5                                   | 6     | 7                 | 8                 | 9     | 10    | 11               |   |
|---|-----------------------------------|-----------------------------------|--------------------------------------------------|-------------------|-------------------------------------|-------|-------------------|-------------------|-------|-------|------------------|---|
| A | PTD7                              | PTD5                              | PTD4/<br>LLWU_P14                                | NC                | NC                                  | NC    | PTC8              | PTC4/<br>LLWU_P8  | NC    | NC    | NC               | A |
| B | NC                                | PTD6/<br>LLWU_P15                 | PTD3                                             | NC                | NC                                  | NC    | PTC7              | PTC3/<br>LLWU_P7  | PTC0  | PTB16 | NC               | B |
| C | NC                                | NC                                | PTD2<br>LLWU_P13                                 | PTC17             | PTC11/<br>LLWU_P11                  | PTC10 | PTC6/<br>LLWU_P10 | PTC2              | PTB19 | PTB11 | NC               | C |
| D | NC                                | NC                                | PTD1                                             | PTD0/<br>LLWU_P12 | PTC16                               | PTC9  | PTC5/<br>LLWU_P9  | PTC1/<br>LLWU_P6  | PTB18 | PTB10 | NC               | D |
| E | NC                                | PTE2/<br>LLWU_P1                  | PTE1/<br>LLWU_P0                                 | PTE0              | VDD                                 | VDD   | VDD               | NC                | PTB17 | NC    | NC               | E |
| F | USB0_DP                           | USB0_DM                           | NC                                               | PTE3              | VDDA                                | VSSA  | VSS               | NC                | NC    | NC    | NC               | F |
| G | VOOUT33                           | VREGIN                            | VSS                                              | PTE5              | VREFH                               | VREFL | VSS               | PTB3              | PTB2  | PTB1  | PTB0/<br>LLWU_P5 | G |
| H | NC                                | NC                                | NC                                               | NC                | NC                                  | NC    | PTE4/<br>LLWU_P2  | PTA1              | PTA3  | PTA17 | NC               | H |
| J | NC                                | NC                                | NC                                               | NC                | NC                                  | PTA0  | PTA2              | PTA4/<br>LLWU_P3  | NC    | PTA16 | RESET_b          | J |
| K | PGA0_DP/<br>ADC0_DP0/<br>ADC1_DP3 | PGA0_DM/<br>ADC0_DM0/<br>ADC1_DM3 | NC                                               | NC                | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23 | VBAT  | PTA5              | PTA12             | PTA14 | VSS   | PTA19            | K |
| L | PGA1_DP/<br>ADC1_DP0/<br>ADC0_DP3 | PGA1_DM/<br>ADC1_DM0/<br>ADC0_DM3 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | XTAL32            | EXTAL32                             | VSS   | RTC<br>WAKEUP_B   | PTA13/<br>LLWU_P4 | PTA15 | VDD   | PTA18            | L |
|   | 1                                 | 2                                 | 3                                                | 4                 | 5                                   | 6     | 7                 | 8                 | 9     | 10    | 11               |   |

**Figure 30. K20 81 MAPBGA Pinout Diagram**

## 9 Revision History

The following table provides a revision history for this document.

**Table 48. Revision History**

| Rev. No. | Date   | Substantial Changes    |
|----------|--------|------------------------|
| 1        | 3/2012 | Initial public release |

*Table continues on the next page...*