

Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

E·XFI

Product Status	Obsolete
Туре	SC3850 Six Core
Interface	Ethernet, I ² C, PCI, RGMII, Serial RapidIO, SGMII, SPI, UART/USART
Clock Rate	1GHz
Non-Volatile Memory	ROM (96kB)
On-Chip RAM	576kB
Voltage - I/O	2.50V
Voltage - Core	1.00V
Operating Temperature	0°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=msc8156svt1000b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Min	Nominal	Max	Unit
Core supply voltage	V _{DD}	0.97	1.0	1.05	V
M3 memory supply voltage	V _{DDM3}	0.97	1.0	1.05	V
MAPLE-B supply voltage	V _{DDM}	0.97	1.0	1.05	V
DDR memory supply voltage DDR2 mode DDR3 mode DDR reference voltage	V _{DDDDR} MV _{REE}	1.7 1.425 0.49 × Vрадар	1.8 1.5 0.5 × Vppppp	1.9 1.575 0.51 × Vорове	V V V
I/O voltage excluding DDR and RapidIO lines	V _{DDIO}	2.375	2.5	2.625	V
Rapid I/O pad voltage	V _{DDSXP}	0.97	1.0	1.05	V
Rapid I/O core voltage	V _{DDSXC}	0.97	1.0	1.05	V
Operating temperature range: • Standard • Higher • Extended	T _J T _J T _A T _J	0 0 40		90 105 — 105	ວໍ ວໍ ວໍ

Table 3. Recommended Operating Conditions

MSC8156 Six-Core Digital Signal Processor Data Sheet, Rev. 5

2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8156 Reference Manual*.

2.1 Maximum Ratings

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8156.

Rating	Power Rail Name	Symbol	Value	Unit
Core supply voltage • Cores 0–5	VDD	V _{DD}	-0.3 to 1.1	V
PLL supply voltage ³		V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	-0.3 to 1.1 -0.3 to 1.1 -0.3 to 1.1	V V V
M3 memory supply voltage	M3VDD	V _{DDM3}	-0.3 to 1.1	V
MAPLE-B supply voltage	MVDD	V _{DDM}	-0.3 to 1.1	V
DDR memory supply voltage DDR2 mode DDR3 mode 	GVDD1, GVDD2	V _{DDDDR}	-0.3 to 1.98 -0.3 to 1.65	V V
DDR reference voltage	MVREF	MV _{REF}	-0.3 to $0.51 \times V_{DDDDR}$	V
Input DDR voltage		V _{INDDR}	–0.3 to V _{DDDDR} + 0.3	V
I/O voltage excluding DDR and RapidIO lines	NVDD, QVDD	V _{DDIO}	-0.3 to 2.625	V
Input I/O voltage		V _{INIO}	–0.3 to V _{DDIO} + 0.3	V
RapidIO pad voltage	SXPVDD1, SXPVDD2	V _{DDSXP}	-0.3 to 1.26	V
Rapid I/O core voltage	SXCVDD1, SXCVDD2	V _{DDSXC}	-0.3 to 1.21	V
Rapid I/O PLL voltage ³		V _{DDRIOPLL}	-0.3 to 1.21	V
Input RapidIO I/O voltage		V _{INRIO}	–0.3 to V _{DDSXC} + 0.3	V
Operating temperature		Тј	-40 to 105	°C
Storage temperature range		T _{STG}	-55 to +150	°C

Table 2. Absolute Maximum Ratings

Notes: 1. Functional operating conditions are given in Table 3.

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.

3. PLL supply voltage is specified at input of the filter and not at pin of the MSC8156 (see Figure 37 and Figure 38)

Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
AH17	M1DQS6	I/O	GVDD1
AH18	M1DQS6	I/O	GVDD1
AH19	M1DQ48	I/O	GVDD1
AH20	M1DQ49	I/O	GVDD1
AH21	VSS	Ground	N/A
AH22	TDM0RCK/GE2_RD2 ³	I/O	NVDD
AH23	TDM0RDT/GE2_RD3 ³	I/O	NVDD
AH24	TDM0TSN/GE2_RD0 ³	I/O	NVDD
AH25	TDM1RCK/GE2_RD1 ³	I/O	NVDD
AH26	TDM3TDT/GE1_RD3 ³	I/O	NVDD
AH27	TDM3TCK/GE1_RD2 ³	I	NVDD
AH28	VSS	Ground	N/A
 Notes: 1. Reserved signals should be disconnected for compatibility with future revisions of the device. Non-user signals are reserved for manufacturing and test purposes only. The assigned signal name is used to indicate whether the signal must be unconnected (Reserved), pulled down (VSS), or pulled up (VDD). 2. Signal function during power-on reset is determined by the RCW source type. 3. Selection of TDM versus RGMII functionality is determined by the RCW bit values. 4. Selection of RapidIO, SGMII, and PCI Express functionality is determined by the RCW bit values. 5. Selection of the GPIO function and other functions is done by GPIO register setup. For configuration details, see the <i>GPIO</i> chapter in the <i>MSC8156 Reference Manual</i>. 6. Open-drain signal. 7. Internal 20 KΩ pull-up resistor. 8. For signals with GPIO functionality, the open-drain and internal 20 KΩ pull-up resistor can be configured by GPIO register programming. See the <i>GPIO</i> chapter of the <i>MSC8156 Reference Manual</i> for configuration details. 			

Table 1. Signal List by Ball Number (continued)

Connect to power supply via external filter. See Section 3.2, *PLL Power Supply Design Considerations* for details.
 Pin types are: Ground = all VSS connections; Power = all VDD connections; I = Input; O = Output; I/O = Input/Output; NC = not connected.

Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
AF27	TDM2TDT/GE1_TX_CLK ³	I/O	NVDD
AF28	TDM3RSN/GE1_RD1 ³	I/O	NVDD
AG1	M1DQ24	I/O	GVDD1
AG2	GVDD1	Power	N/A
AG3	M1DQ25	I/O	GVDD1
AG4	VSS	Ground	N/A
AG5	GVDD1	Power	N/A
AG6	M1ECC1	I/O	GVDD1
AG7	VSS	Ground	N/A
AG8	GVDD1	Power	N/A
AG9	M1A13	0	GVDD1
AG10	VSS	Ground	N/A
AG11	GVDD1	Power	N/A
AG12	M1CS1	0	GVDD1
AG13	VSS	Ground	N/A
AG14	GVDD1	Power	N/A
AG15	M1DQ35	I/O	GVDD1
AG16	VSS	Ground	N/A
AG17	GVDD1	Power	N/A
AG18	M1DQ51	I/O	GVDD1
AG19	VSS	Ground	N/A
AG20	GVDD1	Power	N/A
AG21	NVDD	Power	N/A
AG22	TDM1TSN/GE2_TD1 ³	I/O	NVDD
AG23	TDM1RDT/GE2_TX_CLK ³	I/O	NVDD
AG24	TDM0TCK/GE2_GTX_CLK ³	I/O	NVDD
AG25	TDM1TDT/GE2_TD0 ³	I/O	NVDD
AG26	VSS	Ground	N/A
AG27	NVDD	Power	N/A
AG28	TDM3RDT/GE1_RD0 ³	I/O	NVDD
AH1	Reserved.	NC	—
AH2	M1DQS3	I/O	GVDD1
AH3	M1DQS3	I/O	GVDD1
AH4	M1ECC0	I/O	GVDD1
AH5	M1DQS8	I/O	GVDD1
AH6	M1DQS8	I/O	GVDD1
AH7	M1A5	0	GVDD1
AH8	M1CK1	0	GVDD1
AH9	M1CK1	0	GVDD1
AH10	M1CS0	0	GVDD1
AH11	M1BA0	0	GVDD1
AH12	M1CAS	0	GVDD1
AH13	M1DQ34	I/O	GVDD1
AH14	M1DQS4	I/O	GVDD1
AH15	M1DQS4	I/O	GVDD1
AH16	M1DQ50	I/O	GVDD1

Table 1. Signal List by Ball Number (continued)