



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f344s4t6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of figures

Figure 2.       LQFP32 package pinout.       17         Figure 3.       LQFP44 package pinout.       18         Figure 4.       LQFP44 package pinout.       19         Figure 5.       Memory map.       23         Figure 7.       EEPROM block diagram.       29         Figure 8.       Data EEPROM wrote operation.       33         Figure 10.       Data EEPROM wrote operation.       33         Figure 11.       Data EEPROM programming cycle.       34         Figure 12.       Stack manipulation example.       40         Figure 13.       Clock, reset and supply block diagram.       41         Figure 14.       Reset block diagram.       41         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram.       47         Figure 17.       Reset sequences       48         Figure 18.       Low voltage detector vs. reset.       49         Figure 20.       Interrupt processing flowchart       56         Figure 21.       Priority decision process       54         Figure 22.       Nested interrupt management       56         Figure 23.       Nested interrupt management       56         Figure 24.       External interrupt managemen	Figure 1.	General block diagram	. 15
Figure 3.       LQFP44 package pinout.       18         Figure 4.       LQFP48 package pinout.       19         Figure 6.       Typical ICC interface       29         Figure 7.       EEPROM block diagram.       31         Figure 8.       Data EEPROM programming flowchart       32         Figure 9.       Data EEPROM programming cycle       34         Figure 10.       Data EEPROM programming cycle       34         Figure 11.       CPU registers       37         Figure 12.       Stack manipulation example       40         Figure 13.       Clock, reset and supply block diagram       42         Figure 14.       PLL output frequency timing diagram       42         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram       47         Figure 17.       Reset sequences       48         Figure 18.       Low voltage detector vs. reset       49         Figure 20.       Interrupt processing flowchart       54         Figure 22.       Concurrent interrupt management       56         Figure 23.       Nested interrupt control bits       60         Figure 24.       Flow reset sequence flowchart       64         Figure 25.       P	Figure 2.	LQFP32 package pinout	. 17
Figure 4.         LOFP48 package pinout.         19           Figure 5.         Memory map.         23           Figure 7.         EEPROM block diagram.         31           Figure 8.         Data EEPROM programming flowchart         32           Figure 9.         Data EEPROM programming flowchart         32           Figure 10.         Data EEPROM programming cycle         34           Figure 11.         CPU registers         37           Figure 12.         Stack manipulation example         40           Figure 13.         Clock, reset and supply block diagram         41           Figure 14.         PLL output frequency timing diagram.         41           Figure 15.         reset block diagram         47           Figure 16.         Reset block diagram         47           Figure 17.         Reset block diagram         47           Figure 18.         Low voltage detector vs. reset         49           Figure 20.         Interrupt processing flowchart         54           Figure 21.         Priority decision process         54           Figure 22.         Concurrent interrupt management         56           Figure 23.         Nested interrupt management         56           Figure 24.         Slow mode	Figure 3.	LQFP44 package pinout	. 18
Figure 5.       Memory map.       23         Figure 6.       Typical ICC interface       29         Figure 7.       EEPROM block diagram.       31         Figure 8.       Data EEPROM write operation.       33         Figure 9.       Data EEPROM write operation.       33         Figure 10.       Data EEPROM programming cycle       34         Figure 11.       CPU registers       37         Figure 13.       Clock, reset and supply block diagram.       41         Figure 13.       Clock, reset and supply block diagram.       42         Figure 14.       PLL output frequency timing diagram.       42         Figure 16.       Reset block diagram.       47         Figure 17.       Reset sequences       48         Figure 18.       Low voltage detector vs. reset       49         Figure 21.       Priority decision process       54         Figure 22.       Concurrent interrupt management       56         Figure 23.       Nested interrupt management       57         Figure 24.       External interrupt control bits       60         Figure 25.       Nested interrupt management       56         Figure 27.       Wait mode flowchart       67         Figure 28.       Halt	Figure 4.	LQFP48 package pinout	. 19
Figure 6.       Typical ICC interface       29         Figure 7.       EEPROM block diagram.       31         Figure 8.       Data EEPROM programming flowchart       32         Figure 9.       Data EEPROM programming cycle       33         Figure 10.       Data EEPROM programming cycle       34         Figure 11.       CPU registers       37         Figure 12.       Stack manipulation example       40         Figure 13.       Clock, reset and supply block diagram       41         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram       47         Figure 17.       Reset block diagram       47         Figure 18.       Low voltage detector vs. reset       48         Figure 20.       Interrupt processing flowchart       54         Figure 21.       Priority decision process       54         Figure 22.       Concurrent interrupt management       56         Figure 23.       Nested interrupt management       57         Figure 24.       External interrupt control bits       60         Figure 25.       Power saving mode transitions       64         Figure 26.       Slow mode clock transitions       65         Figure 27.	Figure 5.	Memory map	. 23
Figure 7.       EEPROM block diagram       31         Figure 8.       Data EEPROM programming flowchart       32         Figure 10.       Data EEPROM write operation       33         Figure 11.       CPU registers       37         Figure 12.       Stack manipulation example       40         Figure 13.       Clock, reset and supply block diagram       41         Figure 14.       PLL output frequency timing diagram       42         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram       42         Figure 17.       Reset sequence phases.       47         Figure 18.       Low voltage detector vs. reset       49         Figure 19.       Using the AVD to monitor VDD       50         Figure 21.       Priority decision process       54         Figure 22.       Concurrent interrupt management       57         Figure 23.       Nested interrupt management       57         Figure 24.       External interrupt control bits       60         Figure 25.       Power saving mode transitions       65         Figure 27.       Wait mode flowchart       69         Figure 33.       Active-halt timing overview       67         Figure 34.	Figure 6.	Typical ICC interface	. 29
Figure 8.       Data EEPROM programming flowchart       32         Figure 9.       Data EEPROM programming cycle       33         Figure 11.       CPU registers       37         Figure 12.       Stack manipulation example.       40         Figure 13.       Clock, reset and supply block diagram.       41         Figure 14.       PLL output frequency timing diagram.       42         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram       42         Figure 17.       Reset sequences.       48         Figure 18.       Low voltage detector vs. reset       49         Figure 20.       Interrupt processing flowchart       54         Figure 21.       Priority decision process       54         Figure 22.       Concurrent interrupt management       56         Figure 23.       Nested interrupt management       57         Figure 24.       External interrupt control bits       60         Figure 25.       Power saving mode transitions       64         Figure 24.       Halt timing overview       67         Figure 25.       Power saving mode transitions       65         Figure 26.       Slow mode clock transitions       65         Figu	Figure 7.	EEPROM block diagram	. 31
Figure 9.       Data EEPROM write operation       33         Figure 10.       Data EEPROM programming cycle       34         Figure 11.       CPU registers.       37         Figure 12.       Stack manipulation example.       40         Figure 13.       Clock, reset and supply block diagram       41         Figure 14.       PLL output frequency timing diagram       42         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram       47         Figure 17.       Reset sequences       48         Figure 18.       Low voltage detector vs. reset       49         Figure 21.       Priority decision processing flowchart       54         Figure 22.       Concurrent interrupt management       57         Figure 23.       Nested interrupt management       57         Figure 24.       External interrupt control bits       60         Figure 25.       Power saving mode transitions       65         Figure 24.       Halt timing overview       67         Figure 25.       Wait mode flowchart       67         Figure 26.       Slow mode clock transitions       65         Figure 27.       Wait mode flowchart       67         Figure 28.	Figure 8.	Data EEPROM programming flowchart	. 32
Figure 10.Data EEPROM programming cycle34Figure 11.CPU registers37Figure 12.Stack manipulation example.40Figure 13.Clock, reset and supply block diagram.41Figure 13.Clock, reset and supply block diagram.41Figure 14.PLL output frequency timing diagram.42Figure 15.reset sequence phases.47Figure 16.Reset block diagram47Figure 17.Reset sequences as48Figure 18.Low voltage detector vs. reset49Figure 20.Interrupt processing flowchart50Figure 21.Priority decision process54Figure 22.Concurrent interrupt management56Figure 23.Nested interrupt management56Figure 24.Power saving mode transitions64Figure 25.Power saving mode transitions64Figure 26.Slow mode clock transitions65Figure 27.Wait mode flowchart67Figure 28.Halt timing overview67Figure 29.Halt mode flowchart69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram71Figure 34.AWUFH mode block diagram70Figure 35.I/O port general block diagram78Figure 36.Aporximate timeout duration84Figure 37.Watchdog block diagram78Figure 38.Approximate timeout duration84Figure 31.Gounter	Figure 9.	Data EEPROM write operation	. 33
Figure 11.       CPU registers       37         Figure 12.       Stack manipulation example.       40         Figure 13.       Clock, reset and supply block diagram.       41         Figure 14.       PLL output frequency timing diagram.       42         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram       47         Figure 17.       Reset sequences       48         Figure 18.       Low voltage detector vs. reset       49         Figure 21.       Priority decision process       50         Figure 22.       Concurrent interrupt management       56         Figure 23.       Nested interrupt control bits.       60         Figure 24.       External interrupt control bits.       60         Figure 25.       Power saving mode transitions.       64         Figure 26.       Slow mode clock transitions.       64         Figure 30.       Active-halt ming overview       69         Figure 31.       Active-halt mode flowchart       67         Figure 33.       AWUFH mode flowchart       70         Figure 34.       AWUFH mode flowchart       70         Figure 33.       AWUF Haut timing diagram       71         Figure 34.       <	Figure 10.	Data EEPROM programming cycle	. 34
Figure 12.Stack manipulation example.40Figure 13.Clock, reset and supply block diagram.41Figure 14.PLL output frequency timing diagram.42Figure 15.Reset block diagram.47Figure 16.Reset sequence phases.47Figure 17.Reset sequences .48Figure 19.Using the AVD to monitor VDD50Figure 20.Interrupt processing flowchart.54Figure 22.Concurrent interrupt management.56Figure 23.Nested interrupt management.56Figure 24.External interrupt control bits.60Figure 25.Power saving mode transitions.64Figure 26.Slow mode clock transitions.64Figure 27.Wait mode flowchart.66Figure 28.Halt timing overview.67Figure 30.Active-halt timing overview.67Figure 31.Active-halt timing overview.69Figure 32.AWUFH mode flowchart.70Figure 33.AWUFH mode flowchart.71Figure 34.AWUFH mode flowchart.71Figure 35.I/O port general block diagram.76Figure 36.Interrupt I/O port state transitions.78Figure 37.Watchdog timing diagram.83Figure 38.Approximate timeout duration.84Figure 39.Exact timeout duration (tmin and tmax)85Figure 31.I/O port general block diagram.76Figure 34.Approximate timeout duration (tmin and tmax)	Figure 11.	CPU registers	. 37
Figure 13.       Clock, reset and supply block diagram.       41         Figure 14.       PLL output frequency timing diagram.       42         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram.       47         Figure 17.       Reset block diagram.       47         Figure 18.       Low voltage detector vs. reset .       49         Figure 20.       Interrupt processing flowchart       54         Figure 21.       Priority decision process       54         Figure 23.       Nested interrupt management .       56         Figure 24.       External interrupt control bits .       60         Figure 25.       Power saving mode transitions .       64         Figure 26.       Slow mode clock transitions .       65         Figure 27.       Wait mode flowchart .       67         Figure 30.       Active-halt timing overview .       67         Figure 31.       Active-halt timing diagram .       70         Figure 32.       AWUFH mode block diagram .       70         Figure 33.       AWUFH mode block diagram .       76         Figure 34.       AMUFH mode flowchart .       76         Figure 33.       AWUFH mode block diagram .       76	Figure 12.	Stack manipulation example	. 40
Figure 14.       PLL output frequency timing diagram       42         Figure 15.       reset sequence phases.       47         Figure 16.       Reset block diagram       47         Figure 17.       Reset sequences       48         Figure 18.       Low voltage detector vs. reset       49         Figure 19.       Using the AVD to monitor VDD       50         Figure 21.       Interrupt processing flowchart       54         Figure 22.       Concurrent interrupt management       56         Figure 23.       Nested interrupt management       60         Figure 24.       External interrupt control bits       60         Figure 25.       Power saving mode transitions.       64         Figure 26.       Slow mode clock transitions       65         Figure 27.       Wait mode flowchart       66         Figure 28.       Halt timing overview       67         Figure 30.       Active-halt mode flowchart       69         Figure 31.       Active-halt mode flowchart       69         Figure 32.       AWUFH mode block diagram       70         Figure 33.       AWUFH mode flowchart       71         Figure 34.       AWUFH mode flowchart       74         Figure 35.       I/O port	Figure 13.	Clock, reset and supply block diagram	. 41
Figure 15.reset sequence phases.47Figure 16.Reset block diagram47Figure 17.Reset sequences48Figure 19.Using the AVD to monitor VDD50Figure 20.Interrupt processing flowchart54Figure 21.Priority decision process54Figure 22.Concurrent interrupt management56Figure 23.Nested interrupt management57Figure 24.External interrupt control bits60Figure 25.Power saving mode transitions.65Figure 28.Slow mode clock transitions.65Figure 29.Halt mode flowchart66Figure 29.Halt mode flowchart67Figure 30.Active-halt ming overview69Figure 31.Active-halt mode flowchart70Figure 32.AWUFH mode flowchart71Figure 33.AWUFH mode flowchart71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram71Figure 36.Interrupt (/O port state transitions78Figure 38.Approximate timeout duration84Figure 34.Main clock controller (MCC/RTC) block diagram85Figure 43.There block diagram85Figure 44.Counter timing diagram, internal clock divided by 297Figure 43.Counter timing diagram, internal clock divided by 497Figure 44.Counter timing diagram, internal clock divided by 497Figure 45.Counter timing di	Figure 14	PLL output frequency timing diagram	42
Figure 16.Reset block diagram47Figure 17.Reset sequences48Figure 18.Low voltage detector vs. reset49Figure 18.Using the AVD to monitor VDD50Figure 20.Interrupt processing flowchart54Figure 21.Priority decision process54Figure 22.Concurrent interrupt management56Figure 23.Nested interrupt management57Figure 24.External interrupt control bits60Figure 25.Power saving mode transitions.65Figure 26.Slow mode clock transitions.65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 31.Active-halt timing overview69Figure 32.AWUFH mode flowchart70Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram71Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 34.Muich duration (train and tmax)85Figure 34.Main clock controller (MCC/RTC) block diagram89Figure 44.Counter timing diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 45.Counter timing diagram, internal clock divided by 497Figure 46. <td< td=""><td>Figure 15</td><td>reset sequence phases</td><td>47</td></td<>	Figure 15	reset sequence phases	47
Figure 16.Reset sequences48Figure 18.Low voltage detector vs. reset49Figure 19.Using the AVD to monitor VDD50Figure 20.Interrupt processing flowchart54Figure 21.Priority decision process54Figure 22.Concurrent interrupt management56Figure 23.Nested interrupt control bits60Figure 24.External interrupt control bits60Figure 25.Power saving mode transitions.64Figure 26.Slow mode clock transitions.65Figure 27.Wait mode flowchart67Figure 29.Halt timing overview67Figure 29.Halt mode flowchart69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode flowchart70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram78Figure 36.I/O port general block diagram78Figure 37.Watchdog block diagram78Figure 39.Exact timeout duration84Figure 41.Main clock controller (MCC/RTC) block diagram85Figure 43.Counter timing diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 44.Counter timing diagram, internal clock divided by 497Figure 44.Counter timing diagram, internal clock divided by 497Figu	Figure 16	Beset block diagram	47
Figure 11.Low voltage detector vs. reset49Figure 12.Low voltage detector vs. reset49Figure 23.Interrupt processing flowchart54Figure 24.Priority decision process54Figure 23.Nested interrupt management56Figure 24.External interrupt control bits60Figure 25.Power saving mode transitions64Figure 26.Slow mode clock transitions65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt ming overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUFH mode flowchart71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration.84Figure 41.Main clock controller (MCC/RTC) block diagram85Figure 43.16-bit read sequence (from either the counter register or the alternate96Figure 44.Counter timing diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram,	Figure 17	Reset sequences	48
Figure 10.Using the AVD to monitor VDD50Figure 20.Interrupt processing flowchart54Figure 21.Priority decision process54Figure 22.Concurrent interrupt management56Figure 23.Nested interrupt management57Figure 24.External interrupt control bits60Figure 25.Power saving mode transitions64Figure 26.Slow mode clock transitions64Figure 27.Wait mode flowchart65Figure 28.Halt timing overview67Figure 29.Halt timing overview69Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUFH mode flowchart71Figure 34.AWUFH mode flowchart76Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 41.Main clock controller (MCC/RTC) block diagram86Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.	Figure 18	I ow voltage detector vs. reset	. 40 49
Figure 10.Osing the Volto to formor VDDFigure 11.Priority decision process54Figure 22.Concurrent interrupt management56Figure 23.Nested interrupt management57Figure 24.External interrupt control bits60Figure 25.Power saving mode transitions64Figure 26.Slow mode clock transitions65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt timing overview69Figure 30.Active-halt mode flowchart69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUF Halt timing diagram76Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram84Figure 39.Exact timeout duration84Figure 40.Window watchdog timing diagram85Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 44.Counter timing diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 44.Counter timing diagram, internal clock divided by 497Figure 44.Counter timing diagram, internal clock divided by 897Figure 45.Counter timing diagram, internal clock divided by 8	Figure 19	Using the AVD to monitor VDD	50
Figure 20Initially processing invential54Figure 21Priority decision process54Figure 22Concurrent interrupt management56Figure 23Nested interrupt control bits60Figure 24External interrupt control bits60Figure 25Power saving mode transitions64Figure 26Slow mode clock transitions65Figure 27Wait mode flowchart66Figure 28Halt timing overview67Figure 29Halt mode flowchart67Figure 30Active-halt timing overview69Figure 31Active-halt mode flowchart69Figure 32AWUFH mode block diagram70Figure 33AWUFH mode flowchart71Figure 34AWUFH mode flowchart71Figure 35I/O port general block diagram76Figure 36Interrupt I/O port state transitions78Figure 37Watchdog block diagram83Figure 38Approximate timeout duration84Figure 40Window watchdog timing diagram86Figure 41Main clock controller (MCC/RTC) block diagram89Figure 42Timer block diagram95Figure 44Counter timing diagram, internal clock divided by 297Figure 45Counter timing diagram, internal clock divided by 497Figure 45Counter timing diagram, internal clock divided by 497Figure 47Input capture block diagram99	Figure 20	Interrupt processing flowchart	54
Ingure 21Inforty decision processFigure 21Concurrent interrupt managementFigure 23Nested interrupt managementFigure 24External interrupt control bitsFigure 25Power saving mode transitionsFigure 26Slow mode clock transitionsFigure 27Wait mode flowchartFigure 28Halt timing overviewFigure 29Halt timing overviewFigure 29Halt mode flowchartFigure 30Active-halt timing overview67Figure 31Active-halt mode flowchart69Figure 32AWUF H mode block diagram70Figure 33AWUF Halt timing diagram71Figure 35I/O port general block diagram76Figure 36Interrupt I/O port state transitions78Figure 39Exact timeout duration84Figure 39Exact timeout duration84Figure 40Window watchdog timing diagram85Figure 41Main clock controller (MCC/RTC) block diagram89Figure 4316-bit read sequence (from either the counter register or the alternate counter register)96Figure 44Counter timing diagram, internal clock divided by 297Figure 45Counter timing diagram, internal clock divided by 497Figure 47Input capture block diagram	Figure 21		5/
Figure 22.Concurrent miterupt management57Figure 23.Nested interrupt control bits57Figure 24.External interrupt control bits60Figure 25.Power saving mode transitions64Figure 26.Slow mode clock transitions65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart76Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (timin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter timing diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 4	Figure 27.	Concurrent interrupt management	56
Figure 24.External interrupt control bits57Figure 25.Power saving mode transitions64Figure 26.Slow mode clock transitions65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt timing overview69Figure 31.Active-halt timing diagram70Figure 32.AWUFH mode flowchart70Figure 33.AWUF Halt timing diagram70Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram78Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 44.Counter timing diagram, internal clock divided by 497Figure 44.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 22.		. 50
Figure 24.External memory control bits64Figure 25.Power saving mode transitions65Figure 26.Slow mode clock transitions65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt mode flowchart69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 44.Counter timing diagram, internal clock divided by 297Figure 44.Counter timing diagram, internal clock divided by 497Figure 44. <td>Figure 23.</td> <td></td> <td>. 57</td>	Figure 23.		. 57
Figure 25.Fower saving mode transitions64Figure 26.Slow mode clock transitions65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUFH mode flowchart71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)97Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 47.Input capture block diagram99	Figure 24.	External interrupt control bits	. 60
Figure 20.Slow mode clock transitions65Figure 27.Wait mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 47.Input capture block diagram99	Figure 25.		. 64
Figure 27.Walt mode flowchart66Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram96Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 47.Input capture block diagram99	Figure 26.		. 65
Figure 28.Halt timing overview67Figure 29.Halt mode flowchart67Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram96Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 45.Counter timing diagram, internal clock divided by 497Figure 45.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 27.		. 66
Figure 29.Halt mode flowchart67Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 41.Main clock controller (MCC/RTC) block diagram86Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 47.Input capture block diagram99	Figure 28.		. 67
Figure 30.Active-halt timing overview69Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 41.Main clock controller (MCC/RTC) block diagram86Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 47.Input capture block diagram99	Figure 29.		. 67
Figure 31.Active-halt mode flowchart69Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 47.Input capture block diagram99	Figure 30.		. 69
Figure 32.AWUFH mode block diagram70Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 47.Input capture block diagram99	Figure 31.	Active-halt mode flowchart	. 69
Figure 33.AWUF Halt timing diagram71Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 32.	AWUFH mode block diagram	. 70
Figure 34.AWUFH mode flowchart71Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 33.	AWUF Halt timing diagram	. 71
Figure 35.I/O port general block diagram76Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 34.	AWUFH mode flowchart	. 71
Figure 36.Interrupt I/O port state transitions78Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 35.	I/O port general block diagram	. 76
Figure 37.Watchdog block diagram83Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 36.	Interrupt I/O port state transitions	. 78
Figure 38.Approximate timeout duration84Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 37.	Watchdog block diagram	. 83
Figure 39.Exact timeout duration (tmin and tmax)85Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 38.	Approximate timeout duration	. 84
Figure 40.Window watchdog timing diagram86Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 39.	Exact timeout duration (tmin and tmax)	. 85
Figure 41.Main clock controller (MCC/RTC) block diagram89Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 40.	Window watchdog timing diagram	. 86
Figure 42.Timer block diagram95Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 41.	Main clock controller (MCC/RTC) block diagram	. 89
Figure 43.16-bit read sequence (from either the counter register or the alternate counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 42.	Timer block diagram	. 95
counter register)96Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 43.	16-bit read sequence (from either the counter register or the alternate	
Figure 44.Counter timing diagram, internal clock divided by 297Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	-	counter register)	. 96
Figure 45.Counter timing diagram, internal clock divided by 497Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 44.	Counter timing diagram, internal clock divided by 2	. 97
Figure 46.Counter timing diagram, internal clock divided by 897Figure 47.Input capture block diagram99	Figure 45.	Counter timing diagram, internal clock divided by 4	. 97
Figure 47. Input capture block diagram	Figure 46.	Counter timing diagram, internal clock divided by 8	. 97
	Figure 47.	Input capture block diagram	. 99



F	Pin n	۱°			Le	evel			Po	ort			Main		
<b>3</b> 2	244	948	Pin name	Type	t	out		Inpu	ut <sup>(1)</sup>		Out	put	function (after	Alternate function	
LQFI	LQFI	LQFI			dul	Out	float	ndm	int	ana	OD	ЬΡ	reset)		
27	1	2	PE1/RDI	I/O	$C_T$		Х		ei0		Х	Х	Port E1	SCI receive data in	
28	2	3	PB0	I/O	$C_T$		Х	е	i2		Х	Х	Port B0		
-	3	4	PB1 <sup>(3)</sup>	I/O	$C_T$		Х	е	i2		Х	Х	Port B1		
-	4	5	PB2 <sup>(3)</sup>	I/O	$C_T$		Х	е	i2		Х	Х	Port B2		
29	5	6	PB3	I/O	$C_T$		Х		ei2		Х	Х	Port B3		
30	6	7	PB4 (HS)	I/O	$C_T$	HS	Х	е	i3		Х	Х	Port B4		
31	7	8	PD0/AIN0	I/O	$C_T$		Х	Х		Х	Х	Х	Port D0	ADC analog input 0	
32	8	9	PD1/AIN1	I/O	$C_T$		Х	Х		Х	Х	Х	Port D1	ADC analog input 1	
-	9	10	PD2/AIN2	I/O	$C_T$		Х	Х		Х	Х	Х	Port D2	ADC analog input 2	
-	10	11	PD3/AIN3	I/O	$C_T$		Х	Х		Х	Х	Х	Port D3	ADC analog input 3	
-	11	12	PD4/AIN4	I/O	$C_T$		Х	Х		Х	Х	Х	Port D4	ADC analog input 4	
-	12	13	PD5/AIN5	I/O	$C_T$		Х	Х		Х	Х	Х	Port D5	ADC analog input 5	

#### Table 3. Device pin description (continued)

 In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the configuration is floating interrupt input.

2. It is mandatory to connect all available  $V_{DD}$  and  $V_{DDA}$  pins to the supply voltage and all  $V_{SS}$  and  $V_{SSA}$  pins to ground.

3. Pulled-up by hardware when not present on the package.

 In the open drain output column, "T" defines a true open drain I/O (P-Buffer and protection diode to V<sub>DD</sub> are not implemented).

5. Internal weak pull-down.



	$\Downarrow$ Row / Byte $\Rightarrow$	0	1	2	3		30	31	Physical address
Row	0								00h1Fh
definition	1								20h3Fh
	N								Ny20h Ny20h+1Eh
	Read	оре	ratio	on ir	npos	sible			Read operation poss
	Read	оре	eratio	on ir	npos	sible			Read operation poss
	Read	ope	eration	on ir	npos	ssible	ning	cycle	Read operation poss
	Read ■ Byte 1 Byte 2 PHASE 1	ope Byt	eration	on ir 2	npos Pro	ssible gramr PHA	ning SE 2	cycle	Read operation poss
	Read	ope Byt	te 3	on ir 2	npos Pro Wa	ssible gramr PHA iting E	ning SE 2 2PG	cycle 2 M ar	Read operation poss

Figure 9. Data EEPROM write operation

*Note:* If a programming cycle is interrupted (by reset action), the integrity of the data in memory will not be guaranteed.

# 5.4 **Power saving modes**

### 5.4.1 Wait mode

The data EEPROM can enter Wait mode on execution of the WFI instruction of the microcontroller or when the microcontroller enters Active Halt mode. The data EEPROM will immediately enter this mode if there is no programming in progress, otherwise the data EEPROM will finish the cycle and then enter Wait mode.

#### 5.4.2 Active-halt mode

Refer to Wait mode.

#### 5.4.3 Halt mode

The data EEPROM immediately enters Halt mode if the microcontroller executes the Halt instruction. Therefore the EEPROM will stop the function in progress, and data may be corrupted.

# 5.5 Access error handling

If a read access occurs while E2LAT = 1, then the data bus will not be driven.

If a write access occurs while E2LAT = 0, then the data on the bus will not be latched.

If a programming cycle is interrupted (by reset action), the integrity of the data in memory will not be guaranteed.



Doc ID 12321 Rev 6



Figure 27. Wait mode flowchart

Note: Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

# 9.4 Halt mode

The Halt mode is the lowest power consumption mode of the MCU. It is entered by executing the 'HALT' instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is cleared (see *Section 11.2: Main clock controller with real-time clock and beeper (MCC/RTC)* for more details on the MCCSR register) and when the AWUEN bit in the AWUCSR register is cleared.

The MCU can exit Halt mode on reception of either a specific interrupt (see *Table 17: Interrupt mapping*) or a reset. When exiting Halt mode by means of a reset or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 29*).

When entering Halt mode, the I[1:0] bits in the CC register are forced to '10b'to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In Halt mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with Halt mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog



system is enabled, can generate a Watchdog reset (see *Section 11.1: Window watchdog (WWDG)* for more details).









Note:

1 WDGHALT is an option bit. See Section 15.1: Option bytes for more details.

- 2 Peripheral clocked with an external clock source can still be active.
- 3 Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to Table 17: Interrupt mapping for more details.
- 4 Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.



Doc ID 12321 Rev 6

BC1	BC0	Beep mode with f <sub>OSC2</sub> = 8 MHz								
0	0	C	Off							
0	1	~2-kHz	Output							
1	0	~1-kHz	beep signal							
1	1	~500-Hz	~50% duty cycle							

Table 43.Beep control

The beep output signal is available in Active-halt mode but has to be disabled to reduce the consumption.

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
002Bh	SICSR Reset value	0	AVDIE 0	AVDF 0	LVDRF x	LOCKED 0	0	0	WDGRF x
002Ch	MCCSR Reset value	MCO 0	CP1 0	CP0 0	SMS 0	TB1 0	ТВ0 0	OIE 0	OIF 0
002Dh	MCCBCR Reset value	0	0	0	0	0	0	BC1 0	BC0 0

 Table 44.
 Main clock controller register map and reset values



When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OCIE bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers, Output Compare Register 1 (OC1R) and Output Compare Register 2 (OC2R), contain the value to be compared to the counter register each timer clock cycle.

#### Table 46. OC*i*R register

	MS Byte	LS Byte
OC <i>i</i> R	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the  $OC_iR$  value to 8000h.

The timing resolution is one count of the free running counter: (f<sub>CPU/CC[1:0]</sub>).

#### Procedure:

To use the output compare function, select the following in the CR2 register:

- Set the OC*i*E bit if an output is needed then the OCMP*i* pin is dedicated to the output compare *i* signal.
- Select the timer clock (CC[1:0]) (see *Table 50: Clock control bits*).

And select the following in the CR1 register:

- Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCF*i* bit is set.
- The OCMP*i* pin takes OLVL*i* bit value (OCMP*i* pin latch is forced low during reset).
- A timer interrupt is generated if the OCIE bit is set in the CR2 register and the I bit is cleared in the CC register (CC).

The OC<sub>i</sub>R register value required for a specific timing application can be calculated using the following formula:

$$\Delta \operatorname{OC}_{i} R = \frac{\Delta t \star f_{CPU}}{\operatorname{PRESC}}$$

Where:

- $\Delta t = Output compare period (in seconds)$
- f<sub>CPU</sub> = CPU clock frequency (in Hertz)
- PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see *Table 50*)

If the timer clock is an external clock, the formula is:

 $\Delta \text{ OC}iR = \Delta t \star f_{\text{EXT}}$ 

Where:

- $\Delta t = Output compare period (in seconds)$
- f<sub>EXT</sub> = External timer clock frequency (in Hertz)



#### 11.3.6 Summary of timer modes

#### Table 49. **Timer modes**

Modes		Available	resources	
Modes	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2
Input Capture (1 and/or 2)	Yes	Yes	Yes	Yes
Output Compare (1 and/or 2)	Yes	Yes	Yes	Yes
One-pulse mode	No	Not recommended <sup>(1)</sup>	No	Partially <sup>(2)</sup>
PWM mode	No	Not recommended <sup>(3)</sup>	No	No

1. See note 4 in One-pulse mode.

2. See note 5 in One-pulse mode.

3. See note 4 in Pulse-width modulation mode.

#### 11.3.7 **Register description**

Each timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) related to the two input captures, the two output compares, the counter and the alternate counter.

#### Control register 1 (CR1)

Read/Write

Reset value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
			F	Read/Write			

#### Bit 7 = ICIE Input Capture Interrupt Enable.

- 0: Interrupt is inhibited.
- 1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

#### Bit 6 = OCIE Output Compare Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

#### Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.*

- 0: Interrupt is inhibited.
- 1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

#### Bit 4 = FOLV2 Forced Output Compare 2.

- This bit is set and cleared by software.
- 0: No effect on the OCMP2 pin.

1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.





#### Figure 61. Clearing the WCOL bit (write collision flag) software sequence

1. Writing to the SPIDR register instead of reading it does not reset the WCOL bit.

#### Single master and multimaster configurations

There are two types of SPI systems: Single master system and Multimaster system.

• Single master system

A typical single master system may be configured using a device as the master and four devices as slaves (see *Figure 62*).

The master device selects the individual slave devices by using four pins of a parallel port to control the four  $\overline{SS}$  pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISO line, the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.

Multimaster system

A multimaster system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system.

The multimaster system is principally handled by the MSTR bit in the SPICR register, and the MODF bit in the SPICSR register.



### 11.5.4 Functional description

The block diagram of the Serial Control Interface, is shown in *Figure 63*. It contains six dedicated registers:

- 2 control registers (SCICR1 and SCICR2)
- A status register (SCISR)
- A baud rate register (SCIBRR)
- An extended prescaler receiver register (SCIERPR)
- An extended prescaler transmitter register (SCIETPR)

Refer to the register descriptions in Section 11.5.7 for the definitions of each bit.

#### Serial data format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see *Figure 64*).

The TDO pin is in low state during the start bit.

The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving "0"s for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra "1" bit to acknowledge the start bit.

Transmission and reception are driven by their own baud rate generator.



#### SCI clock tolerance

During reception, each bit is sampled 16 times. The majority of the 8th, 9th and 10th samples is considered as the bit value. For a valid bit detection, all the three samples should have the same value otherwise the noise flag (NF) is set. For example: if the 8th, 9th and 10th samples are 0, 1 and 1 respectively, then the bit value is "1", but the Noise Flag bit is set because the three samples values are not the same.

Consequently, the bit length must be long enough so that the 8th, 9th and 10th samples have the desired bit value. This means the clock frequency should not vary more than 6/16 (37.5%) within one bit. The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation must not exceed 3.75%.

Note:

The internal sampling clock of the microcontroller samples the pin value on every falling edge. Therefore, the internal sampling clock and the time the application expects the sampling to take place may be out of sync. For example: If the baud rate is 15.625 kbaud (bit length is 64  $\mu$ s), then the 8th, 9th and 10th samples will be at 28  $\mu$ s, 32  $\mu$ s and 36  $\mu$ s respectively (the first sample starting ideally at 0  $\mu$ s). But if the falling edge of the internal clock occurs just before the pin value changes, the samples would then be out of sync by ~4  $\mu$ s. This means the entire bit length must be at least 40  $\mu$ s (36  $\mu$ s for the 10th sample + 4  $\mu$ s for synchronization with the internal sampling clock).

#### **Clock deviation causes**

The causes which contribute to the total deviation are:

- D<sub>TRA</sub>: Deviation due to transmitter error (Local oscillator error of the transmitter or the transmitter is transmitting at a different baud rate).
- D<sub>QUANT</sub>: Error due to the baud rate quantization of the receiver.
- D<sub>REC</sub>: Deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete SCI message assuming that the deviation has been compensated at the beginning of the message.
- D<sub>TCI</sub>: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the SCI clock tolerance:

 $D_{TRA} + D_{QUANT} + D_{REC} + D_{TCL} < 3.75\%$ 

#### Noise error causes

See also description of noise error in *Receiver*.

- Start bit: the noise flag (NF) is set during start bit reception if one of the following conditions occurs:
  - A valid falling edge is not detected. A falling edge is considered to be valid if the three consecutive samples before the falling edge occurs are detected as '1' and,



Bit 1 = RWU Receiver wake-up.

This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized.

- 0: Receiver in active mode
- 1: Receiver in mute mode

Note: Before selecting Mute mode (by setting the RWU bit), the SCI must first receive a data byte; otherwise, it cannot function in Mute mode with wake-up by Idle line detection.

> In Address Mark Detection Wake-Up configuration (WAKE bit = 1), the RWU bit cannot be modified by software while the RDRF bit is set.

Bit 0 = SBK Send break.

- This bit set is used to send break characters. It is set and cleared by software.
- 0: No break character is transmitted
- 1: Break characters are transmitted

If the SBK bit is set to "1" and then to "0", the transmitter sends a BREAK word at the end of Note: the current word.

#### Data register (SCIDR)

Reset value: Undefined

Contains the Received or Transmitted data character, depending on whether it is read from or written to.

/							0
DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
			Read/	Write			

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 63).

The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 63).

#### Baud rate register (SCIBRR)

Reset value: 0000 0000 (00h)

7							0
SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
			Read/	Write			

#### Bits 7:6 = SCP[1:0] First SCI Prescaler

These 2 prescaling bits allow several standard clock division ranges as shown in Figure 59.



Note: In 10-bit addressing mode, to switch the master to Receiver mode, the software must generate a repeated Start condition and resend the header sequence with the least significant bit set (11110xx1).

#### **Master receiver**

Following the address transmission and after SR1 and CR registers have been accessed, the master receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see *Figure 69* Transfer sequencing EV7).

To close the communication: before reading the last byte from the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

Note: In order to generate the non-acknowledge pulse after the last received data byte, the ACK bit must be cleared just before reading the second last data byte.

#### **Master transmitter**

Following the address transmission and after SR1 register has been read, the master sends bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see *Figure 69* Transfer sequencing EV8).

When the acknowledge bit is received, the interface sets:

• EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: after writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

#### **Error cases**

• **BERR**: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and BERR bits are set by hardware with an interrupt if ITE is set.

Note that BERR will not be set if an error is detected during the first pulse of each 9-bit transaction:

Single Master Mode

If a Start or Stop is issued during the first pulse of a 9-bit transaction, the BERR flag will not be set and transfer will continue however the BUSY flag will be reset. To work around this, slave devices should issue a NACK when they receive a misplaced Start or Stop. The reception of a NACK or BUSY by the master in the middle of communication gives the possibility to re-initiate transmission.

#### Multimaster Mode

Normally the BERR bit would be set whenever unauthorized transmission takes place while transfer is already in progress. However, an issue will arise if an external master generates an unauthorized Start or Stop while the I<sup>2</sup>C master is on the first pulse of a 9-bit transaction. It is possible to work around this by polling the BUSY bit during I<sup>2</sup>C



1. The I<sup>2</sup>C interrupt events are connected to the same interrupt vector (see Section 8: Interrupts). They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction).

#### 11.6.7 **Register description**

### I<sup>2</sup>C control register (CR)

Reset value: 0000 0000 (00h)

1							0		
0	0	PE	ENGC	START	ACK	STOP	ITE		
Read / Write									

Bits 7:6 = Reserved. Forced to 0 by hardware.

Bit 5 = **PE** Peripheral enable.

This bit is set and cleared by software.

0: Peripheral disabled

- 1: Master/Slave capability
- Note: When PE=0, all the bits of the CR register and the SR register except the Stop bit are reset. All outputs are released while PE=0

When PE=1, the corresponding I/O pins are selected by hardware as alternate functions.

To enable the  $l^2C$  interface, write the CR register **TWICE** with PE=1 as the first write only activates the interface (only PE is set).

#### Bit 4 = ENGC Enable General Call.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0). The 00h General Call address is acknowledged (01h ignored).

- 0: General Call disabled
- 1: General Call enabled

Note: In accordance with the I2C standard, when GCAL addressing is enabled, an I2C slave can only receive data. It will not transmit data to the master.

Bit 3 = **START** Generation of a Start condition.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0) or when the Start condition is sent (with interrupt generation if ITE=1).

- In master mode:
  - 0: No start generation
  - 1: Repeated start generation
  - In slave mode: 0: No start generation 1: Start generation when the bus is free



### 11.8.3 Functional description

The conversion is monotonic, meaning that the result never decreases if the analog input does not, and never increases if the analog input does not.

If the input voltage ( $V_{AIN}$ ) is greater than  $V_{AREF}$  (high-level voltage reference), then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage ( $V_{AIN}$ ) is lower than  $V_{SSA}$  (low-level voltage reference), then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and ADCDRL registers. The accuracy of the conversion is described in *Section 13: Electrical characteristics*.

 $R_{AIN}$  is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allotted time.

#### A/D converter configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the «I/O ports» chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

Select the CS[3:0] bits to assign the analog channel to convert.

#### Starting the conversion

In the ADCCSR register:

• Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The EOC bit is set by hardware.
- The result is in the ADCDR registers.

A read to the ADCDRH resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRL register
- 3. Read the ADCDRH register. This clears EOC automatically.

Note:

The data is not latched, so both the low and the high data register must be read before the next conversion is complete, so it is recommended to disable interrupts while reading the conversion result.

To read only 8 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRH register. This clears EOC automatically.



# **13.4** Internal RC oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		RCCR = FF (reset value), $T_A = 25 \text{ °C}$ , $V_{DD} = 5 \text{ V}$		625		
f <sub>RC</sub>	Internal RC oscillator frequency <sup>(1)</sup>	RCCR = RCCR0 <sup>(2)</sup> , $T_A = 25 \text{ °C}, V_{DD} = 5 \text{ V}$		1000		kHz
		RCCR = FF (reset value), $T_A = 25 \degree C$ , $V_{DD} = 3 V$		612		
		RCCR = RCCR1 <sup>(2)</sup> , $T_A = 25 \text{ °C}, V_{DD} = 3 \text{ V}$		1000		
ACC <sub>RC</sub>	Accuracy of Internal RC oscillator with RCCR=RCCR0 <sup>(2)</sup>	$T_A = 25 \text{ °C}, V_{DD} = 5 \text{ V}$	-1		+1	%
		$T_{A}$ = 25 °C, $V_{DD}$ = 4.5 to 5.5 V $^{(3)}$	-1		+1	%
		$T_A = 25$ to +85 °C, $V_{DD} = 5$ V <sup>(3)</sup>	-3		+3	%
		$T_{A}$ = 25 to +85 °C, $V_{DD}$ = 4.5 to 5.5 V $^{(3)}$	-3.5		+3.5	%
		$T_{A}$ = -40 to +25 °C, $V_{DD}$ = 4.5 to 5.5 V $^{(3)}$	-3 +7	%		
I <sub>DD(RC)</sub>	RC oscillator current consumption	$T_{A} = 25 \ ^{\circ}C, \ V_{DD} = 5 \ V$		600 <sup>(3)</sup>		μA
t <sub>su(RC)</sub>	RC oscillator setup time	$T_{A} = 25 \ ^{\circ}C, \ V_{DD} = 5 \ V$			10 <sup>(2)</sup>	μs

 Table 92.
 Internal RC oscillator characteristics

 If the RC oscillator clock is selected, to improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100 nF, between the V<sub>DD</sub> and V<sub>SS</sub> pins as close as possible to the ST7 device. It is also recommended to perform the calibration on board.

2. See Internal RC oscillator.

3. Expected results. Data based on characterization, not tested in production.

### Figure 88. Typical RC frequency vs. RCCR









1. Graph displays data beyond the normal operating range of 3 V - 5.5 V.





1. Graph displays data beyond the normal operating range of 3 V - 5.5 V.

#### Figure 94. Typical I<sub>DD</sub> in Slow-wait vs. f<sub>CPU</sub>



1. Graph displays data beyond the normal operating range of 3 V - 5.5 V.



Figure 108. Typical V<sub>OL</sub> vs. V<sub>DD</sub> (HS I/Os,  $I_{IO}$  = 2 mA)





Figure 110. Typical  $V_{DD} - v_{OH}$  at  $V_{DD} = 2.4$  V (std I/Os)





# 13.12 10-bit ADC characteristics

 $T_A$  = -40 °C to 85 °C, unless otherwise specified

Symbol	Parameter	Conditions <sup>(1)(2)</sup>	Тур	Max <sup>(3)</sup>	Unit	
IE <sub>T</sub> I	Total unadjusted error	f _ 0 MH7	4	8		
IE <sub>O</sub> I	Offset error	$f_{ADC} = 4 \text{ MHz}$	-1	-2		
IE <sub>G</sub> I	Gain Error	$R_{AIN} < 10\kappa\Omega$	-2	-4	LOD	
IE <sub>D</sub> I	Differential linearity error	VDD = 2.7 V to 5.5 V	3	6		

#### Table 112.ADC accuracy

1. Data based on characterization results over the whole temperature range.

 ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins may reduce the accuracy of the conversion being performed on another analog input. The effect of negative injection current on robust pins is specified in *Section 13.10* Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in *Section 13.9* does not affect the ADC accuracy.

3. Data based on characterization results, monitored in production to guarantee 99.73% within ± max value from -40 °C to +125 °C (± 3σ distribution limits).



#### Figure 117. ADC accuracy characteristics



# 15.2 Device ordering information

Example:	ST72	F	34x	К	2	Т	6	TR
Product class ST7 microcontroller								
Version Flash								
<b>Sub-family</b> 344, 345								
No. of pins								
S = 44 pins C = 48 pins								
<b>Memory size</b> 2 = 8K								
4 = 16K								
<b>Package</b> T = LQFP								
$6 = -40 \degree C \text{ to } 85 \degree C$							1	
Shipping								

#### Figure 123. ST7234x ordering information scheme

For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please contact the nearest ST sales office.

# 15.3 Development tools

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and third-party tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

### 15.3.1 Starter kits

ST offers complete, affordable **starter kits**. Starter kits are complete, affordable hardware/software tool packages that include features and samples to help you quickly start developing your application.

