# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	48 MIPS
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.25V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f384-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## C8051F380/1/2/3/4/5/6/7/C

14. External Data Memory Interface and On-Chip XRAM	93
14.1. Accessing XRAM	93
14.1.1. 16-Bit MOVX Example	93
14.1.2. 8-Bit MOVX Example	93
14.2. Accessing USB FIFO Space	94
14.3. Configuring the External Memory Interface	95
14.4. Port Configuration	95
14.5. Multiplexed and Non-multiplexed Selection	98
14.5.1. Multiplexed Configuration	98
14.5.2. Non-multiplexed Configuration	98
14.6. Memory Mode Selection	. 100
14.6.1. Internal XRAM Only	. 100
14.6.2. Split Mode without Bank Select	. 100
14.6.3. Split Mode with Bank Select	. 101
14.6.4. External Only	. 101
14.7. Timing	. 102
14.7.1. Non-multiplexed Mode	. 104
14.7.1.1. 16-bit MOVX: EMI0CF[4:2] = 101, 110, or 111	. 104
14.7.1.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = 101 or 111	. 105
14.7.1.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = 110	. 106
14.7.2. Multiplexed Mode	. 107
14.7.2.1. 16-bit MOVX: EMIOCF[4:2] = 001, 010, or 011	. 107
14.7.2.2. 8-bit MOVX without Bank Select: $EMI0CF[4:2] = 001 \text{ or } 011 \dots$	. 108
14.7.2.3. 8-bit MOVX with Bank Select: $EMI0CF[4:2] = 010$	. 109
15. Special Function Registers	. 111
15.1. 13.1. SFR Paging	. 111
16.1 MOLL Interrupt Sources and Vesters	. 110
16.1.1 INCO Interrupt Sources and vectors	. 119
16.1.2 Interrupt Latoney	110
16.2 Interrupt Pagistor Descriptions	110
16.3 INTO and INT1 External Interrunt Sources	127
17 Reset Sources	129
17.1. Power-On Reset	130
17.2. Power-Fail Reset / VDD Monitor	. 131
17.3. External Reset	. 132
17.4. Missing Clock Detector Reset	. 132
17.5. Comparator0 Reset	. 132
17.6. PCA Watchdog Timer Reset	. 133
17.7. Flash Error Reset	. 133
17.8. Software Reset	. 133
17.9. USB Reset	. 133
18. Flash Memory	. 135
18.1. Programming The Flash Memory	. 135
18.1.1. Flash Lock and Key Functions	. 135



Figure 14.9. Multiplexed 8-bit MOVX without Bank Select Timing	. 108
Figure 14.10. Multiplexed 8-bit MOVX with Bank Select Timing	. 109
Figure 17.1. Reset Sources	. 129
Figure 17.2. Power-On and VDD Monitor Reset Timing	. 130
Figure 18.1. Flash Program Memory Map and Security Byte	. 137
Figure 19.1. Oscillator Options	. 142
Figure 19.2. External Crystal Example	. 150
Figure 20.1. Port I/O Functional Block Diagram (Port 0 through Port 3)	. 153
Figure 20.2. Port I/O Cell Block Diagram	. 154
Figure 20.3. Peripheral Availability on Port I/O Pins	. 155
Figure 20.4. Crossbar Priority Decoder in Example Configuration	
(No Pins Skipped)	. 156
Figure 20.5. Crossbar Priority Decoder in Example Configuration (3 Pins Skippe	d)
	. 157
Figure 21.1. USB0 Block Diagram	. 172
Figure 21.2. USB0 Register Access Scheme	. 175
Figure 21.3. USB FIFO Allocation	. 181
Figure 22.1. SMBus Block Diagram	. 205
Figure 22.2. Typical SMBus Configuration	. 206
Figure 22.3. SMBus Transaction	. 207
Figure 22.4. Typical SMBus SCL Generation	. 209
Figure 22.5. Typical Master Write Sequence	. 223
Figure 22.6. Typical Master Read Sequence	. 224
Figure 22.7. Typical Slave Write Sequence	. 225
Figure 22.8. Typical Slave Read Sequence	. 226
Figure 23.1. UART0 Block Diagram	. 232
Figure 23.2. UART0 Baud Rate Logic	. 233
Figure 23.3. UART Interconnect Diagram	. 234
Figure 23.4. 8-Bit UART Timing Diagram	. 234
Figure 23.5. 9-Bit UART Timing Diagram	. 235
Figure 23.6. UART Multi-Processor Mode Interconnect Diagram	. 236
Figure 24.1. UART1 Block Diagram	. 240
Figure 24.2. UART1 Timing Without Parity or Extra Bit	. 242
Figure 24.3. UART1 Timing With Parity	. 242
Figure 24.4. UART1 Timing With Extra Bit	. 242
Figure 24.5. Typical UART Interconnect Diagram	. 243
Figure 24.6. UART Multi-Processor Mode Interconnect Diagram	. 244
Figure 25.1. SPI Block Diagram	. 250
Figure 25.2. Multiple-Master Mode Connection Diagram	. 252
Figure 25.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diag	gram
	. 252
Figure 25.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diag	gram
	. 253
Figure 25.5. Master Mode Data/Clock Timing	. 255
Figure 25.6. Slave Mode Data/Clock Timing (CKPHA = 0)	. 255



Figure 25.7. Slave Mode Data/Clock Timing (CKPHA = 1)	256
Figure 25.8. SPI Master Timing (CKPHA = 0)	260
Figure 25.9. SPI Master Timing (CKPHA = 1)	260
Figure 25.10. SPI Slave Timing (CKPHA = 0)	261
Figure 25.11. SPI Slave Timing (CKPHA = 1)	261
Figure 26.1. T0 Mode 0 Block Diagram	267
Figure 26.2. T0 Mode 2 Block Diagram	268
Figure 26.3. T0 Mode 3 Block Diagram	269
Figure 26.4. Timer 2 16-Bit Mode Block Diagram	274
Figure 26.5. Timer 2 8-Bit Mode Block Diagram	275
Figure 26.6. Timer 2 Capture Mode (T2SPLIT = 0)	276
Figure 26.7. Timer 2 Capture Mode (T2SPLIT = 0)	277
Figure 26.8. Timer 3 16-Bit Mode Block Diagram	281
Figure 26.9. Timer 3 8-Bit Mode Block Diagram	282
Figure 26.10. Timer 3 Capture Mode (T3SPLIT = 0)	283
Figure 26.11. Timer 3 Capture Mode (T3SPLIT = 0)	284
Figure 26.12. Timer 4 16-Bit Mode Block Diagram	288
Figure 26.13. Timer 4 8-Bit Mode Block Diagram	289
Figure 26.14. Timer 5 16-Bit Mode Block Diagram	293
Figure 26.15. Timer 5 8-Bit Mode Block Diagram	294
Figure 27.1. PCA Block Diagram	298
Figure 27.2. PCA Counter/Timer Block Diagram	299
Figure 27.3. PCA Interrupt Block Diagram	300
Figure 27.4. PCA Capture Mode Diagram	302
Figure 27.5. PCA Software Timer Mode Diagram	303
Figure 27.6. PCA High-Speed Output Mode Diagram	304
Figure 27.7. PCA Frequency Output Mode	305
Figure 27.8. PCA 8-Bit PWM Mode Diagram	306
Figure 27.9. PCA 16-Bit PWM Mode	307
Figure 27.10. PCA Module 4 with Watchdog Timer Enabled	308
Figure 28.1. Typical C2 Pin Sharing	319



## 4.2. USB

Figure 4.5 shows a typical connection diagram for the USB pins of the C8051F38x devices including a 100  $\Omega$  current-limiting resistor on the VBUS sense pin and ESD protection diodes on the USB pins. This current-limiting resistor is recommended for systems that may experience electrostatic discharge (ESD), latch-up, and have a greater opportunity to share signals with systems that do not have the same ground potential. This is not a required component for most applications.



Figure 4.5. Connection Diagram for USB Pins

## 4.3. Voltage Reference (VREF)

Figure 4.6 shows a typical connection diagram for the voltage reference (VREF) pin of the C8051F38x devices when using the internal voltage reference. When using an external voltage reference, consult the appropriate device's data sheet for connection recommendations.



Figure 4.6. Connection Diagram for Internal Voltage Reference



#### Table 5.3. Port I/O DC Electrical Characteristics

 $V_{DD}$  = 2.7 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Test Condition	Min	Тур	Max	Unit
Output High Voltage	I <sub>OH</sub> = –3 mA, Port I/O push-pull	V <sub>DD</sub> – 0.7	_	_	V
	I <sub>OH</sub> = –10 μA, Port I/O push-pull	V <sub>DD</sub> – 0.1	—		
	I <sub>OH</sub> = −10 mA, Port I/O push-pull	—	V <sub>DD</sub> – 0.8	—	
Output Low Voltage	I <sub>OL</sub> = 8.5 mA	—	_	0.6	V
	I <sub>OL</sub> = 10 μA		_	0.1	
	I <sub>OL</sub> = 25 mA	-	1.0	_	
Input High Voltage		2.0	_	_	V
Input Low Voltage		—	_	0.8	V
Input Leakage	Weak Pullup Off	—	_	±1	μA
Current	Weak Pullup On, V <sub>IN</sub> = 0 V	—	15	50	

#### **Table 5.4. Reset Electrical Characteristics**

-40 to +85 °C unless otherwise specified.

Parameter	Test Condition	Min	Тур	Max	Unit
RST Output Low Voltage	I <sub>OL</sub> = 8.5 mA, V <sub>DD</sub> = 2.7 V to 3.6 V			0.6	V
RST Input High Voltage		0.7 x V <sub>DD</sub>		—	V
RST Input Low Voltage			—	0.3 x V <sub>DD</sub>	V
RST Input Pullup Current	<del>RST</del> = 0.0 V		15	40	μA
$V_{DD}$ Monitor Threshold (V <sub>RST</sub> )		2.60	2.65	2.70	V
Missing Clock Detector Time- out	Time from last system clock rising edge to reset initiation	80	580	800	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	_	_	250	μs
Minimum RST Low Time to Generate a System Reset		15		_	μs
V <sub>DD</sub> Monitor Turn-on Time			—	100	μs
V <sub>DD</sub> Monitor Supply Current			15	50	μÂ



#### Table 5.10. ADC0 Electrical Characteristics

 $V_{DD}$  = 3.0 V, VREF = 2.40 V (REFSL=0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

Parameter	Test Condition	Min	Тур	Max	Unit				
DC Accuracy		1		I	I				
Resolution			10		bits				
Integral Nonlinearity		_	±0.5	±1	LSB				
Differential Nonlinearity	Guaranteed Monotonic	_	±0.5	±1	LSB				
Offset Error		-2	0	2	LSB				
Full Scale Error		-5	-2	0	LSB				
Offset Temperature Coefficient		_	0.005	—	LSB/°C				
Dynamic performance (10 kHz s	ine-wave single-ended input, '	1 dB belo	ow Full So	ale, 500	ksps)				
Signal-to-Noise Plus Distortion		55	58	—	dB				
Total Harmonic Distortion	Up to the 5th harmonic	_	-73	—	dB				
Spurious-Free Dynamic Range		_	78	—	dB				
Conversion Rate	Conversion Rate								
SAR Conversion Clock		_		8.33	MHz				
Conversion Time in SAR Clocks	10-bit Mode 8-bit Mode	13 11		_	clocks clocks				
Track/Hold Acquisition Time		300		—	ns				
Throughput Rate		_		500	ksps				
Analog Inputs									
ADC Input Voltage Range	Single Ended (AIN+ – GND)	0		VREF	V				
	Differential (AIN+ – AIN–)	-VREF	_	VREF	V				
Absolute Pin Voltage with respect to GND	Single Ended or Differential	0		V <sub>DD</sub>	V				
Sampling Capacitance		_	30	—	pF				
Input Multiplexer Impedance		_	5	—	kΩ				
Power Specifications									
Power Supply Current (V <sub>DD</sub> supplied to ADC0)	Operating Mode, 500 ksps	—	750	1000	μA				
Power Supply Rejection		—	1		mV/V				
Note: Represents one standard deviation from the mean.									



## SFR Definition 6.4. ADC0CN: ADC0 Control

Bit	7	6	5	4	3	2	1	0	
Nam	e AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM[2:0]			
Туре	R/W	R/W	R/W	R/W	R/W	R/W			
Rese	et O	0	0	0	0	0	0	0	
SFR A	ddress = 0xE	8; SFR Page	= All Pages	; Bit-Addres	sable				
Bit	Name				Function				
7	AD0EN	ADC0 Enable Bit.							
		0: ADC0 Disabled. ADC0 is in low-power shutdown. 1: ADC0 Enabled. ADC0 is active and ready for data conversions.							
6	AD0TM	ADC0 Track	Mode Bit.						
		0: Normal Tr	ack Mode: \	When ADC0	is enabled, t	racking is co	ntinuous unl	ess a con-	
		version is in	progress. C	onversion be	egins immedi	ately on sta	rt-of-convers	ion event,	
		1. Delaved 1	y ADUCIVI[2. Track Mode:	.uj. When ADC(	) is enabled	input is tracl	ked when a c	conversion	
		is not in prog	gress. A star	t-of-conversi	on signal init	iates three S	SAR clocks of	fadditional	
		tracking, and then begins the conversion. Note that there is not a tracking delay when							
			used (ADUC	VV[2:0] = 100	J). 				
5	AD0INT	ADC0 Conv	ersion Con	plete Interr	upt Flag.				
		0: ADC0 has	s not comple	eted a data conve	onversion sir	ICE ADUIN I	was last clea	ared.	
1			Bit Boo			M/rito:			
4	ADUDUSI	ADC0 Busy		u. CO convers	ion is not in	0 <sup>.</sup> No Ef	fect		
			prog	ress.		1: Initiat	es ADC0 Co	nversion if	
			1: AI	DC0 convers	ion is in prog	- AD0CM	[2:0] = 000b		
			ress	•					
3	ADOWINT	ADC0 Wind	ow Compai	e Interrupt	Flag.				
		0: ADC0 Wir	ndow Compa	arison Data r	match has no	ot occurred s	since this flag	g was last	
		1: ADC0 Wir	ndow Compa	arison Data r	match has oc	curred.			
2:0	AD0CM[2:0]	ADC0 Start	of Convers	ion Mode S	elect.				
		000: ADC0 s	start-of-conv	ersion sourc	e is write of	1 to AD0BUS	SY.		
		001: ADC0 s	start-of-conv	ersion sourc	e is overflow	of Timer 0.			
		010: ADC0 start-of-conversion source is overflow of Timer 2.							
		100: ADC0 s	start-of-conv	ersion sourc	e is overnow e is rising ed	or rimer 1.	al CNVSTR		
		101: ADC0 s	start-of-conv	ersion sourc	e is overflow	of Timer 3.			
		110: ADC0 s	tart-of-conv	ersion sourc	e is overflow	of Timer 4.			
		111: ADC0 s	tart-of-conve	ersion source	e is overflow	of Timer 5.			



## SFR Definition 8.6. CPT1MX: Comparator1 MUX Selection

Bit	7	6	5	4	3	2	1	0
Nam	e	CMX1N[2:0] CMX1P[2:				CMX1P[2:0]		
Туре	e R		R/W		R		R/W	
Rese	et 0	0 0 0 0 0 0				0	0	
SFR A	Address = 0x9I	E; SFR Page	= All Pa	ges			I	
Bit	Name				Function			
7	Unused	Read = 0b;	Write = d	on't care.				
6:4	CMX1N[2:0]	Comparato	r1 Negat	ive Input MUX	Selection.			
		Selection	:	32-pin Package	1	48-pin F	Package	
		000:	F	P1.3		P2.3		
		001:	ſ	P1.7		P3.1		
		010:	ſ	P2.3		P4.0		
		011:	ŀ	Reserved		P4.6		
		100:	F	P0.5		P1.2	P1.2	
		101-111:	ŀ	Reserved		Reserve	ed	
3	Unused	Read = 0b;	Write = d	on't care.				
2:0	CMX1P[2:0]	Comparato	r1 Positi	ve Input MUX	Selection.			
		Selection	:	32-pin Package	!	48-pin F	Package	
		000:	F	P1.2		P2.2		
		001:	F	P1.6		P3.0		
		010:	F	P2.2		P3.7		
		011:	6	Reserved		P4.5		
		100:	6	P0.4		P1.1		
		101-111:	F	Reserved		Reserve	ed	



## 11.2. CIP-51 Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should always be written to the value indicated in the SFR description. Future product versions may use these bits to implement new features in which case the reset value of the bit will be the indicated value, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

## SFR Definition 11.1. DPL: Data Pointer Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	DPL[7:0]							
Туре	rpe R/W							
Rese	et 0	0	0	0	0	0	0	0
SFR A	SFR Address = 0x82; SFR Page = All Pages							
Bit	Name		Function					
7:0	DPL[7:0]	Data Pointer Low.						
		The DPL reg	he DPL register is the low byte of the 16-bit DPTR.					

## SFR Definition 11.2. DPH: Data Pointer High Byte

7	6	5	4	3	2	1	0
e			DPH	[7:0]			
R/W							
t 0	0	0	0	0	0	0	0
SFR Address = 0x83; SFR Page = All Pages							
Name		Function					
	t 0 ddress = 0x83	7         6           e	7         6         5           b         0         0           t         0         0           ddress = 0x83; SFR Page = All Pages         Name	7     6     5     4       a     DPH       b     DPH       c     R/       t     0     0       ddress = 0x83; SFR Page = All Pages       Name	7     6     5     4     3       a     DPH[7:0]       k     0     0     0       k     0     0     0       ddress = 0x83; SFR Page = All Pages       Name     Function	7     6     5     4     3     2       a     DPH[7:0]       k     0     0     0     0       k     0     0     0     0     0       ddress = 0x83; SFR Page = All Pages     Function	7     6     5     4     3     2     1       a     DPH[7:0]       b     R/W       t     0     0     0     0     0       ddress = 0x83; SFR Page = All Pages       Name     Function

-			
7	7:0	DPH[7:0]	Data Pointer High.
			The DPH register is the high byte of the 16-bit DPTR.



## 17.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "27.4. Watchdog Timer Mode" on page 308; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The state of the RST pin is unaffected by this reset.

## 17.7. Flash Error Reset

If a Flash program read, write, or erase operation targets an illegal address, a system reset is generated. This may occur due to any of the following:

- Programming hardware attempts to write or erase a Flash location which is above the user code space address limit.
- A Flash read from firmware is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.
- A Flash read, write, or erase attempt is restricted due to a Flash security setting.
- A Flash write or erase is attempted when the V<sub>DD</sub> monitor is not enabled.

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the  $\overline{RST}$  pin is unaffected by this reset.

## 17.8. Software Reset

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The state of the  $\overline{RST}$  pin is unaffected by this reset.

### 17.9. USB Reset

Writing 1 to the USBRSF bit in register RSTSRC selects USB0 as a reset source. With USB0 selected as a reset source, a system reset will be generated when either of the following occur:

- 1. RESET signaling is detected on the USB network. The USB Function Controller (USB0) must be enabled for RESET signaling to be detected. See Section "21. Universal Serial Bus Controller (USB0)" on page 172 for information on the USB Function Controller.
- 2. A falling or rising voltage on the VBUS pin.

The USBRSF bit will read 1 following a USB reset. The state of the  $\overline{RST}$  pin is unaffected by this reset.



## SFR Definition 18.3. FLSCL: Flash Scale

Bit	7	6	5	4	3	2	1	0
Name	FOSE	Rese	erved	FLRT		Rese	erved	
Туре	R/W	R/W		R/W		R/	W	
Reset	1	0	0	0	0	0	0	0

## SFR Address = 0xB6; SFR Page = All Pages

Bit	Name	Function
7	FOSE	Flash One-shot Enable.
		<ul> <li>This bit enables the Flash read one-shot. When the Flash one-shot disabled, the Flash sense amps are enabled for a full clock cycle during Flash reads. At system clock frequencies below 10 MHz, disabling the Flash one-shot will increase system power consumption.</li> <li>0: Flash one-shot disabled.</li> <li>1: Flash one-shot enabled.</li> </ul>
6:5	Reserved	Must write 00b.
4	FLRT	FLASH Read Time.
		This bit should be programmed to the smallest allowed value, according to the system clock speed. 0: SYSCLK <= 25 MHz. 1: SYSCLK <= 48 MHz.
3:0	Reserved	Must write 0000b.



## **19.4. Clock Multiplier**

The C8051F380/1/2/3/4/5/6/7/C device includes a 48 MHz high-frequency oscillator instead of a 12 MHz oscillator and a 4x Clock Multiplier, so the USB0 module can be run directly from the internal high-frequency oscillator. For compatibility with C8051F34x and C8051F32x devices however, the CLKMUL register (SFR Definition 19.4) behaves as if the Clock Multiplier is present and working.

## SFR Definition 19.4. CLKMUL: Clock Multiplier Control

Bit	7	6	5	4	3	2	1	0
Name	MULEN	MULINIT	MULRDY				MULS	EL[1:0]
Туре	R	R	R	R	R	R	F	२
Reset	1	1	1	0	0	0	0	0

SFR Address = 0xB9; SFR Page = 0

Bit	Name	Description
7	MULEN	Clock Multiplier Enable Bit. This bit always reads 1.
6	MULINIT	Clock Multiplier Initialize Bit. This bit always reads 1.
5	MULRDY	Clock Multiplier Ready Bit. This bit always reads 1.
4:2	Unused	Read = 000b; Write = don't care
1:0	MULSEL[1:0]	Clock Multiplier Input Select Bits.



## **19.6. External Oscillator Drive Circuit**

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. Figure 19.1 shows a block diagram of the four external oscillator options. The external oscillator is enabled and configured using the OSCXCN register (see SFR Definition 19.6).

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.2 and P0.3 are used as XTAL1 and XTAL2, respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is used as XTAL2. The Port I/O Crossbar should be configured to skip the Port pin used by the oscillator circuit; see Section "20.1. Priority Crossbar Decoder" on page 154 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as **analog inputs**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "20.2. Port I/O Initialization" on page 158 for details on Port input mode selection.

The external oscillator output may be selected as the system clock or used to clock some of the digital peripherals (e.g. Timers, PCA, etc.). See the data sheet chapters for each digital peripheral for details. See Section "5. Electrical Characteristics" on page 37 for complete oscillator specifications.

#### 19.6.1. External Crystal Mode

If a crystal or ceramic resonator is used as the external oscillator, the crystal/resonator and a 10 M $\Omega$  resistor must be wired across the XTAL1 and XTAL2 pins as shown in Figure 19.1, "Crystal Mode". Appropriate loading capacitors should be added to XTAL1 and XTAL2, and both pins should be configured for analog I/O with the digital output drivers disabled.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.

**Note:** The recommended load capacitance depends upon the crystal and the manufacturer. Refer to the crystal data sheet when completing these calculations.

The equation for determining the load capacitance for two capacitors is

$$C_{L} = \frac{C_{A} \times C_{B}}{C_{A} + C_{B}} + C_{S}$$

Where:

 $C_A$  and  $C_B$  are the capacitors connected to the crystal leads.

 $C_S$  is the total stray capacitance of the PCB.

The stray capacitance for a typical layout where the crystal is as close as possible to the pins is 2-5 pF per pin.

If  $C_A$  and  $C_B$  are the same (C), then the equation becomes

$$C_{L} = \frac{C}{2} + C_{S}$$

For example, a tuning-fork crystal of 32 kHz with a recommended load capacitance of 12.5 pF should use the configuration shown in Figure 19.1, Option 1. With a stray capacitance of 3 pF per pin (6 pF total), the 13 pF capacitors yield an equivalent capacitance of 12.5 pF across the crystal, as shown in Figure 19.2.



A Bulk or Interrupt pipe can be shut down (or Halted) by writing 1 to the SDSTL bit (EINCSRL.4). While SDSTL = 1, hardware will respond to all IN requests with a STALL condition. Each time hardware generates a STALL condition, an interrupt will be generated and the STSTL bit (EINCSRL.5) set to 1. The STSTL bit must be reset to 0 by firmware.

Hardware will automatically reset INPRDY to 0 when a packet slot is open in the endpoint FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for firmware to load two packets into the IN FIFO at a time. In this case, hardware will reset INPRDY to 0 immediately after firmware loads the first packet into the FIFO and sets INPRDY to 1. An interrupt will not be generated in this case; an interrupt will only be generated when a data packet is transmitted.

When firmware writes 1 to the FCDT bit (EINCSRH.3), the data toggle for each IN packet will be toggled continuously, regardless of the handshake received from the host. This feature is typically used by Interrupt endpoints functioning as rate feedback communication for Isochronous endpoints. When FCDT = 0, the data toggle bit will only be toggled when an ACK is sent from the host in response to an IN packet.

#### 21.12.2. Endpoints1-3 IN Isochronous Mode

When the ISO bit (EINCSRH.6) is set to 1, the target endpoint operates in Isochronous (ISO) mode. Once an endpoint has been configured for ISO IN mode, the host will send one IN token (data request) per frame; the location of data within each frame may vary. Because of this, it is recommended that double buffering be enabled for ISO IN endpoints.

Hardware will automatically reset INPRDY (EINCSRL.0) to 0 when a packet slot is open in the endpoint FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for firmware to load two packets into the IN FIFO at a time. In this case, hardware will reset INPRDY to 0 immediately after firmware loads the first packet into the FIFO and sets INPRDY to 1. An interrupt will not be generated in this case; an interrupt will only be generated when a data packet is transmitted.

If there is not a data packet ready in the endpoint FIFO when USB0 receives an IN token from the host, USB0 will transmit a zero-length data packet and set the UNDRUN bit (EINCSRL.2) to 1.

The ISO Update feature (see Section 21.7) can be useful in starting a double buffered ISO IN endpoint. If the host has already set up the ISO IN pipe (has begun transmitting IN tokens) when firmware writes the first data packet to the endpoint FIFO, the next IN token may arrive and the first data packet sent before firmware has written the second (double buffered) data packet to the FIFO. The ISO Update feature ensures that any data packet written to the endpoint FIFO will not be transmitted during the current frame; the packet will only be sent after a SOF signal has been received.



- 1. Clear RI1 to 0
- 2. Read SBUF1
- 3. Check RI1, and repeat at Step 1 if RI1 is set to 1.

If the extra bit function is enabled (XBE1 = 1) and the parity function is disabled (PE1 = 0), the extra bit for the oldest byte in the FIFO can be read from the RBX1 bit (SCON1.2). If the extra bit function is not enabled, the value of the stop bit for the oldest FIFO byte will be presented in RBX1. When the parity function is enabled (PE1 = 1), hardware will check the received parity bit against the selected parity type (selected with S1PT[1:0]) when receiving data. If a byte with parity error is received, the PERR1 flag will be set to 1. This flag must be cleared by software. Note: when parity is enabled, the extra bit function is not available.

#### 24.3.3. Multiprocessor Communications

UART1 supports multiprocessor communication between a master processor and one or more slave processors by special use of the extra data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its extra bit is logic 1; in a data byte, the extra bit is always set to logic 0.

Setting the MCE1 bit (SMOD1.7) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the extra bit is logic 1 (RBX1 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned address. If the addresses match, the slave will clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data byte(s) and bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



Figure 24.6. UART Multi-Processor Mode Interconnect Diagram



## C8051F380/1/2/3/4/5/6/7/C

## SFR Definition 24.3. SBUF1: UART1 Data Buffer

Bit	7	6	5	4	3	2	1	0
Name	SBUF1[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xD3; SFR Page = All Pages

Bit	Name	Description	Write	Read
7:0	SBUF1[7:0]	Serial Data Buffer Bits. This SFR is used to both send data from the UART and to read received data from the UART1 receive FIFO.	Writing a byte to SBUF1 initiates the transmission. When data is written to SBUF1, it first goes to the Transmit Holding Register, where it is held for serial transmission. When the transmit shift register is available, data is trans- ferred into the shift regis- ter, and SBUF1 may be written again.	Reading SBUF1 retrieves data from the receive FIFO. When read, the old- est byte in the receive FIFO is returned, and removed from the FIFO. Up to three bytes may be held in the FIFO. If there are additional bytes avail- able in the FIFO, the RI1 bit will remain at logic 1, even after being cleared by software.



## 25.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

#### 25.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

#### 25.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

#### 25.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

#### 25.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- 1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- 3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 25.2, Figure 25.3, and Figure 25.4 for typical connection diagrams of the various operational modes. **Note that the setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "20. Port Input/Output" on page 153 for general purpose port I/O and crossbar information.

### 25.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic



## 26. Timers

Each MCU includes six counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and four are 16-bit auto-reload timer for use with the SMBus or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2, 3, 4, and 5 offer 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes:	Timer 2, 3, 4, and 5 Modes:	
13-bit counter/timer	- 16-bit timer with auto-reload	
16-bit counter/timer		
8-bit counter/timer with auto-reload	Two 9 bit timors with auto relead	
Two 8-bit counter/timers (Timer 0 only)		

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M–T0M) and the Clock Scale bits (SCA1–SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 26.1 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2, 3, 4, and 5 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.



#### 26.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is 1 and T3CE = 0, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 26.9. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

ТЗМН	T3XCLK	TMR3H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 26.9. Timer 3 8-Bit Mode Block Diagram

### 26.3.3. Timer 3 Capture Modes: USB Start-of-Frame or LFO Falling Edge

When T3CE = 1, Timer 3 will operate in one of two special capture modes. The capture event can be selected between a USB Start-of-Frame (SOF) capture, and a Low-Frequency Oscillator (LFO) Falling Edge capture, using the T3CSS bit. The USB SOF capture mode can be used to calibrate the system clock or external oscillator against the known USB host SOF clock. The LFO falling-edge capture mode can be used to calibrate the internal Low-Frequency Oscillator against the internal High-Frequency Oscillator or an external clock source. When T3SPLIT = 0, Timer 3 counts up and overflows from 0xFFFF to 0x0000. Each time a capture event is received, the contents of the Timer 3 registers (TMR3H:TMR3L) are latched into the Timer 3 Reload registers (TMR3RLH:TMR3RLL). A Timer 3 interrupt is generated if enabled.



#### 26.5.2. 8-bit Timers with Auto-Reload

When T5SPLIT is 1 and T5CE = 0, Timer 5 operates as two 8-bit timers (TMR5H and TMR5L). Both 8-bit timers operate in auto-reload mode as shown in Figure 26.15. TMR5RLL holds the reload value for TMR5L; TMR5RLH holds the reload value for TMR5H. The TR5 bit in TMR5CN handles the run control for TMR5H. TMR5L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 5 Clock Select bits (T5MH and T5ML in CKCON1) select either SYSCLK or the clock defined by the Timer 5 External Clock Select bit (T5XCLK in TMR5CN), as follows:

T5MH	T5XCLK	TMR5H Clock Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

T5ML	T5XCLK	TMR5L Clock Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

The TF5H bit is set when TMR5H overflows from 0xFF to 0x00; the TF5L bit is set when TMR5L overflows from 0xFF to 0x00. When Timer 5 interrupts are enabled, an interrupt is generated each time TMR5H overflows. If Timer 5 interrupts are enabled and TF5LEN (TMR5CN.5) is set, an interrupt is generated each time either TMR5L or TMR5H overflows. When TF5LEN is enabled, software must check the TF5H and TF5L flags to determine the source of the Timer 5 interrupt. The TF5H and TF5L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 26.15. Timer 5 8-Bit Mode Block Diagram

