E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LED, LVD, POR, PWM
Number of I/O	14
Program Memory Size	1.5KB (1.5K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.3V
Data Converters	A/D 12x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908jk1cdwe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Sections

Section 1. General Description21
Section 2. Memory
Section 3. Random-Access Memory (RAM)37
Section 4. FLASH Memory (FLASH)
Section 5. Configuration Register (CONFIG)47
Section 6. Central Processor Unit (CPU)51
Section 7. System Integration Module (SIM)71
Section 8. Oscillator (OSC)95
Section 9. Monitor ROM (MON)101
Section 10. Timer Interface Module (TIM)
Section 11. Analog-to-Digital Converter (ADC)137
Section 12. I/O Ports
Section 13. External Interrupt (IRQ)159
Section 14. Keyboard Interrupt Module (KBI)165
Section 15. Computer Operating Properly (COP)173
Section 16. Low Voltage Inhibit (LVI)
Section 17. Break Module (BREAK)
Section 18. Electrical Specifications191
Section 19. Mechanical Specifications
Section 20. Ordering Information



List of Sections

Technical Data



Technical Data — MC68H(R)C908JL3

Section 1. General Description

1.1 Contents

1.2	Introduction
1.3	Features
1.4	MCU Block Diagram
1.5	Pin Assignments
1.6	Pin Functions

1.2 Introduction

The MC68H(R)C908JL3 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

 Table 1-1. Summary of Device Variations

Device	FLASH Memory Size	Pin Count
MC68H(R)C908JL3	4096 bytes	28 pins
MC68H(R)C908JK3	4096 bytes	20 pins
MC68H(R)C908JK1	1536 bytes	20 pins

All references to the MC68H(R)C908JL3 in this data book apply equally to the MC68H(R)C908JK3 and MC68H(R)C908JK1, unless otherwise stated.



24



Figure 1-1. MCU Block Diagram

- Rev. 1.1

NP

Memory

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	TIM Counter Register	Read:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
\$0021	High	Write:								
	(TCNTH)	Reset:	0	0	0	0	0	0	0	0
	TIM Counter Register	Read:	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$0022	Low	Write:								
	(TCNTL)	Reset:	0	0	0	0	0	0	0	0
\$0023	TIM Counter Modulo Register High	Read: Write:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	(TMODH)	Reset:	1	1	1	1	1	1	1	1
\$0024	TIM Counter Modulo Register Low	Read: Write:	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	(TMODL)	Reset:	1	1	1	1	1	1	1	1
-	TIM Channel 0 Status and	Read:	CH0F	CHOIE	MS0B	MS0A	ELS0B	ELS0A	TOV0	CHOMAX
	Control Register	Write:	0	ONDE	NISUB	NISUA	ELSUB	ELSUA	1000	CHUMAX
	(TSC0)	Reset:	0	0	0	0	0	0	0	0
\$0026	TIM Channel 0 Register High	Read: Write:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	(TCH0H)	Reset:	Indeterminate after reset							L]
\$0027	TIM Channel 0 Register Low		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	(TCH0L)	Reset:	Indeterminate after reset							<u> </u>
	TIM Channel 1 Status and	Read:	CH1F	CH1IE	0	MS1A	ELS1B	ELS1A	TOV1	CH1MAX
\$0028	Control Register	Write:	0	OTTIE		NISTA	ELSID	ELSIA	1011	OTTIMAA
	(TSC1)		0	0	0	0	0	0	0	0
\$0029	TIM Channel 1 Register High	Read: Write:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	(TCH1H)	Reset:				Indetermina	te after rese	t		
\$002A	TIM Channel 1 Register Low		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	(TCH1L)	Reset:		.		Indetermina	te after rese	t		
				= Unimple	mented		R	= Reserve	d	

Figure 2-2. Control, Status, and Data Registers (Sheet 3 of 5)

Technical Data



Vector Priority	Vector	Address	Vector
Lowest	IF15	\$FFDE	ADC Conversion Complete Vector (High)
L .	1113	\$FFDF	ADC Conversion Complete Vector (Low)
1	IF14	\$FFE0	Keyboard Vector (High)
	1614	\$FFE1	Keyboard Vector (Low)
	IF13 to IF6	_	Not Used
	IF5	\$FFF2	TIM Overflow Vector (High)
	IFO	\$FFF3	TIM Overflow Vector (Low)
	IF4 IF3	\$FFF4	TIM Channel 1 Vector (High)
		\$FFF5	TIM Channel 1 Vector (Low)
		\$FFF6	TIM Channel 0 Vector (High)
	гэ	\$FFF7	TIM Channel 0 Vector (Low)
	IF2	—	Not Used
	IF1	\$FFFA	IRQ Vector (High)
	117 1	\$FFFB	IRQ Vector (Low)
		\$FFFC	SWI Vector (High)
		\$FFFD	SWI Vector (Low)
▼		\$FFFE	Reset Vector (High)
Highest		\$FFFF	Reset Vector (Low)

Table 2-1. Vector Addresses





NOTE: The location of the stack is arbitrary and may be relocated anywhere in RAM. Moving the SP out of page 0 (\$0000 to \$00FF) frees direct address (page 0) space. For correct operation, the stack pointer must point only to RAM locations.

6.4.4 Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched.

Normally, the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

During reset, the program counter is loaded with the reset vector address located at \$FFFE and \$FFFF. The vector address is the address of the first instruction to be executed after exiting the reset state.



rigule 0-5. riogram counter (

6.4.5 Condition Code Register

The 8-bit condition code register contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits 6 and

MC68H(R)C908JL3 – Rev. 1.1

Technical Data

7.4.2.5 LVI Reset

The low-voltage inhibit module (LVI) asserts its output to the SIM when the V_{DD} voltage falls to the LVI trip voltage V_{TRIP} . The LVI bit in the SIM reset status register (SRSR) is set, and the external reset pin (RSTB) is held low while the SIM counter counts out 4096 2OSCCLK cycles. Sixtyfour 2OSCOUT cycles later, the CPU and memories are released from reset to allow the reset vector sequence to occur. The SIM actively pulls down the (RSTB) pin for all internal reset sources.

7.5 SIM Counter

The SIM counter is used by the power-on reset module (POR) and in stop mode recovery to allow the oscillator time to stabilize before enabling the internal bus (IBUS) clocks. The SIM counter also serves as a prescaler for the computer operating properly module (COP). The SIM counter uses 12 stages for counting, followed by a 13th stage that triggers a reset of SIM counters and supplies the clock for the COP module. The SIM counter is clocked by the falling edge of 2OSCOUT.

7.5.1 SIM Counter During Power-On Reset

The power-on reset module (POR) detects power applied to the MCU. At power-on, the POR circuit asserts the signal PORRST. Once the SIM is initialized, it enables the oscillator to drive the bus clock state machine.

7.5.2 SIM Counter During Stop Mode Recovery

The SIM counter also is used for stop mode recovery. The STOP instruction clears the SIM counter. After an interrupt, break, or reset, the SIM senses the state of the short stop recovery bit, SSREC, in the mask option register. If the SSREC bit is a logic one, then the stop recovery is reduced from the normal delay of 4096 2OSCOUT cycles down to 32 2OSCOUT cycles. This is ideal for applications using canned oscillators that do not require long start-up times from stop mode. External crystal applications should use the full stop recovery time, that is, with SSREC cleared in the configuration register (CONFIG).



If $V_{DD} + V_{HI}$ is applied to IRQ1 and PTB3 is low upon monitor mode entry (Table 9-1 condition set 1), the bus frequency is a divide-by-two of the external clock input to OSC1. If PTB3 is high with $V_{DD} + V_{HI}$ applied to IRQ1 upon monitor mode entry (Table 9-1 condition set 2), the bus frequency is a divide-by-four of the external clock input to OSC1. Holding the PTB3 pin low when entering monitor mode causes a bypass of a divide-by-two stage at the oscillator *only if* $V_{DD} + V_{HI}$ *is applied to* IRQ1. In this event, the OSCOUT frequency is equal to the 2OSCOUT frequency, and OSC1 input directly generates internal bus clocks. In this case, the OSC1 signal must have a 50% duty cycle at maximum bus frequency.

Entering monitor mode with $V_{DD} + V_{HI}$ on IRQ1, the COP is disabled as long as $V_{DD} + V_{HI}$ is applied to either the IRQ1 or the RST. (See Section 7. System Integration Module (SIM) for more information on modes of operation.)

If entering monitor mode without high voltage on $\overline{IRQ1}$ and reset vector being blank (\$FFFE and \$FFFF) (**Table 9-1** condition set 3, where applied voltage is V_{DD}), then all port B pin requirements and conditions, including the PTB3 frequency divisor selection, are not in effect. This is to reduce circuit requirements when performing in-circuit programming.

Entering monitor mode with the reset vector being blank, the COP is always disabled regardless of the state of $\overline{IRQ1}$ or the \overline{RST} .

Figure 9-2. shows a simplified diagram of the monitor mode entry when the reset vector is blank and $\overline{IRQ1} = V_{DD}$. An oscillator frequency (XTALCLK or RCCCLK) of 9.8304MHz is required for a baud rate of 9600.

Upon power-on reset, if the received bytes of the security code do not match the data at locations \$FFF6–\$FFFD, the host fails to bypass the security feature. The MCU remains in monitor mode, but reading a FLASH location returns an invalid value and trying to execute code from FLASH causes an illegal address reset. After receiving the eight security bytes from the host, the MCU transmits a break character, signifying that it is ready to receive a command.

NOTE: The MCU does not transmit a break character until after the host sends the eight security bytes.

To determine whether the security code entered is correct, check to see if bit 6 of RAM address \$40 is set. If it is, then the correct security code has been entered and FLASH can be accessed.

If the security sequence fails, the device should be reset by a power-on reset and brought up in monitor mode to attempt another entry. After failing the security sequence, the FLASH module can also be mass erased by executing an erase routine that was downloaded into internal RAM. The mass erase operation clears the security code locations so that all eight security bytes become \$FF (blank).

Technical Data

NP

Timer Interface Module (TIM)

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	TIM Status and Control	Read:	TOF	TOIL	TOTOD	0	0	D 00	D04	D 00
\$0020	Register	Write:	0	TOIE	TSTOP	TRST		PS2	PS1	PS0
	(TSC)		0	0	1	0	0	0	0	0
		Read:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
\$0021 TIM Counter Reg	TIM Counter Register High (TCNTH)	Write:								
		Reset:	0	0	0	0	0	0	0	0
		Read:	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	TIM Counter Register Low (TCNTL)	Write:								
	(-)	Reset:	0	0	0	0	0	0	0	0
TIM Counter Modulo \$0023 Register High (TMODH)	TIM Counter Modulo	Read:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	Register High	Write:	DILID	DILI4	DILIS	DILIZ	DILII	DILIU	DIIA	Dilo
	Reset:	1	1	1	1	1	1	1	1	
TIM Counter Modulo \$0024 Register Low (TMODL)	TIM Counter Modulo	Read:	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Register Low	Write:	DIL/	DILO	DID	DII4	DILO	DILZ	DILI	BILU
	(TMODL)	Reset:	1	1	1	1	1	1	1	1
	TIM Channel 0 Status and	Read:	CH0F	CH0IE	MS0B	MS0A	ELS0B	ELS0A	TOV0	CHOMAX
\$0025	Control Register	Write:	0		IVIOUD	IVISUA	ELOUD	ELSUA	1000	CHUMAX
	(TSC0)	Reset:	0	0	0	0	0	0	0	0
	TIM Channel 0	Read:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
\$0026	Register High	Write:	Ditto Ditta		DILTO	DILTZ	DILTI	DILIU	BII9	DILO
	(TCH0H)		Indeterminate after reset							
	TIM Channel 0	Read:	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$0027	Register Low	Write:	DIL/	DILO	DILO	DII4	DILO	DILZ	DILI	BILU
	(TCH0L)	Reset:			Ir	determinat	te after rese	et		
	TIM Channel 1 Status and	Read:	CH1F	CH1IE	0	MS1A			TOV1	CH1MAX
\$0028	Control Register	Write:	0	UTTE		IVISTA	ELS1B	ELS1A	TOV1	
	(TSC1)	Reset:	0	0	0	0	0	0	0	0

Figure 10-2. TIM I/O Register Summary

Technical Data



I/O Ports

Technical Data

External Interrupt (IRQ)

IRQF1 — IRQ1 Flag

This read-only status bit is high when the IRQ1 interrupt is pending.

1 = IRQ1 interrupt pending

 $0 = \overline{IRQ1}$ interrupt not pending

ACK1 — IRQ1 Interrupt Request Acknowledge Bit

Writing a logic one to this write-only bit clears the IRQ1 latch. ACK1 always reads as logic zero. Reset clears ACK1.

IMASK1 — IRQ1 Interrupt Mask Bit

Writing a logic one to this read/write bit disables IRQ1 interrupt requests. Reset clears IMASK1.

1 = IRQ1 interrupt requests disabled

0 = IRQ1 interrupt requests enabled

MODE1 — IRQ1 Edge/Level Select Bit

This read/write bit controls the triggering sensitivity of the IRQ1 pin. Reset clears MODE1.

 $1 = \overline{IRQ1}$ interrupt requests on falling edges and low levels

 $0 = \overline{IRQ1}$ interrupt requests on falling edges only

Address:	\$001E							
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	IRQPUD	R	R	LVIT1	LVIT0	R	R	R
Reset:	0	0	0	Not affected	Not affected	0	0	0
POR:	0	0	0	0	0	0	0	0
	R	= Reserved	ł					
	F :	- 40 4 (>	nation D		0 (CON		

Figure 13-4. Configuration Register 2 (CONFIG2)

IRQPUD — IRQ1 Pin Pull-up control bit

1 = Internal pull-up is disconnected

0 = Internal pull-up is connected between $\overline{IRQ1}$ pin and V_{DD}



level-triggered interrupt pin must be acknowledged after a delay that depends on the external load.

Another way to avoid a false interrupt:

- 1. Configure the keyboard pins as outputs by setting the appropriate DDRA bits in the data direction register A.
- 2. Write logic 1s to the appropriate port A data register bits.
- 3. Enable the KBI pins by setting the appropriate KBIEx bits in the keyboard interrupt enable register.

14.4.2 Keyboard Status and Control Register

- Flags keyboard interrupt requests.
- Acknowledges keyboard interrupt requests.
- Masks keyboard interrupt requests.
- Controls keyboard interrupt triggering sensitivity.





Bits 7-4 - Not used

These read-only bits always read as logic 0s.

KEYF — Keyboard Flag Bit

This read-only bit is set when a keyboard interrupt is pending on port-

A. Reset clears the KEYF bit.

- 1 = Keyboard interrupt pending
- 0 = No keyboard interrupt pending



14.5 Wait Mode

The keyboard modules remain active in wait mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of wait mode.

14.6 Stop Mode

The keyboard module remains active in stop mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of stop mode.

14.7 Keyboard Module During Break Interrupts

The system integration module (SIM) controls whether the keyboard interrupt latch can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state.

To allow software to clear the keyboard interrupt latch during a break interrupt, write a logic 1 to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect the latch during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), writing to the keyboard acknowledge bit (ACKK) in the keyboard status and control register during the break state has no effect.

16.4 Functional Description

Figure 16-1 shows the structure of the LVI module. The LVI is enabled after a reset. The LVI module contains a bandgap reference circuit and comparator. Setting LVI disable bit (LVID) disables the LVI to monitor V_{DD} voltage. The LVI trip voltage selection bits (LVIT1, LVIT0) determines at which V_{DD} level the LVI module should take actions.

The LVI module generates one output signal:

LVI Reset — an reset signal will be generated to reset the CPU when V_{DD} drops to below the set trip point.



Figure 16-1. LVI Module Block Diagram

16.5 LVI Control Register (CONFIG2/CONFIG1)





Technical Data



SBSW - SIM Break Stop/Wait

This status bit is useful in applications requiring a return to wait or stop mode after exiting from a break interrupt. Clear SBSW by writing a logic zero to it. Reset clears SBSW.

1 = Stop mode or wait mode was exited by break interrupt

0 = Stop mode or wait mode was not exited by break interrupt

SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it. The following code is an example of this. Writing zero to the SBSW bit clears it.

; service	routin		has been pushed onto the stack in the break ode should be executed at the end of the
HIBYTE	EQU	5	
LOBYTE	EQU	6	
;	If not	SBSW, do RTI	
	BRCLR	SBSW,BSR, RETURN	; See if wait mode or stop mode was exited ; by break.
	TST	LOBYTE, SP	; If RETURNLO is not zero,
	BNE	DOLO	; then just decrement low byte.
	DEC	HIBYTE, SP	; Else deal with high byte, too.
DOLO	DEC	LOBYTE, SP	; Point to WAIT/STOP opcode.
RETURN	PULH RTI		; Restore H register.

17.5.4 Break Flag Control Register (BFCR)

The break control register contains a bit that enables software to clear status bits while the MCU is in a break state.



Figure 17-7. Break Flag Control Register (BFCR)

BCFE — Break Clear Flag Enable Bit

This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set.

- 1 = Status bits clearable during break
- 0 = Status bits not clearable during break

17.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-powerconsumption standby modes.

17.6.1 Wait Mode

If enabled, the break module is active in wait mode. In the break routine, the user can subtract one from the return address on the stack if SBSW is set (see **7.7 Low-Power Modes**). Clear the SBSW bit by writing logic zero to it.

17.6.2 Stop Mode

A break interrupt causes exit from stop mode and sets the SBSW bit in the break status register. See **7.8 SIM Registers**.

Technical Data

18.9 3V DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур ⁽²⁾	Мах	Unit
Output high voltage (I _{LOAD} = -1.0mA) PTA0-PTA6, PTB0-PTB7, PTD0-PTD7	V _{OH}	V _{DD} -0.4		_	V
Output low voltage (I _{LOAD} = 0.8mA) PTA6, PTB0–PTB7, PTD0, PTD1, PTD4, PTD5	V _{OL}	_	_	0.4	V
Output low voltage (I _{LOAD} = 20mA) PTD6, PTD7	V _{OL}	_	_	0.5	V
LED drives (V _{OL} = 1.8V) PTA0–PTA5, PTD2, PTD3, PTD6, PTD7	I _{OL}	4	9	12	mA
Input high voltage PTA0–PTA6, PTB0–PTB7, PTD0–PTD7, RST, IRQ1, OSC1	V _{IH}	$0.7 imes V_{DD}$	_	V _{DD}	V
Input low voltage PTA0–PTA6, PTB0–PTB7, PTD0–PTD7, RST, IRQ1, OSC1	V _{IL}	V _{SS}	_	$0.3 imes V_{DD}$	V
$V_{DD} \text{ supply current} \\ \text{Run, } f_{OP} = 2 \text{MHz}^{(3)} \\ \text{Wait (MC68HRC908xxx)}^{(4)} \\ \text{Wait (MC68HC908xxx)}^{(4)} \\ \text{Stop}^{(5)} -40^{\circ}\text{C to } 85^{\circ}\text{C} \\ \end{array}$	I _{DD}		5 1 4 1	8 1.3 4.5 5	mA mA mA μA
Digital I/O ports Hi-Z leakage current	IIL	—	—	± 10	μA
Input current	I _{IN}	—	—	± 1	μA
Capacitance Ports (as input or output)	C _{OUT} C _{IN}		_	12 8	pF
POR rearm voltage ⁽⁶⁾	V _{POR}	0	_	100	mV
POR rise time ramp rate ⁽⁷⁾	R _{POR}	0.035	_	_	V/ms
Monitor mode entry voltage	V _{DD} +V _{HI}	$1.5 imes V_{DD}$	—	8.5	V
Pullup resistors ⁽⁸⁾ PTD6, PTD7 RST, IRQ1, PTA0–PTA6	R _{PU1} R _{PU2}	1.8 16	3.3 26	4.8 36	kΩ kΩ
LVI reset voltage	V _{LVR3}	2.0	2.4	2.69	V



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Rev. 1.1 MC68HC908JL3/H August 1, 2005 RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The ARM POWERED logo is a registered trademark of ARM Limited. ARM7TDMI-S is a trademark of ARM Limited. Java and all other Java-based marks are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries. The Bluetooth trademarks are owned by their proprietor and used by Freescale Semiconductor, Inc. under license.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

