

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LED, LVD, POR, PWM
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.3V
Data Converters	A/D 12x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-DIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mchc908jk3cpe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Table of Contents

4.4

6		Table of Contents	Freescale Semiconductor
Technical Data			MC68H(R)C908JL3 — Rev. 1.1
	6.9	Opcode Map	59
	6.8	Instruction Set Summary	59
	6.7	CPU During Break Interrupts	59
	6.6 6.6.1 6.6.2	Low-Power Modes	58
	6.5	Arithmetic/Logic Unit (ALU)	58
	6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.4.5	CPU Registers  Accumulator  Index Register  Stack Pointer  Program Counter  Condition Code Register	
	6.3	Features	52
	6.2	Introduction	51
	6.1	Contents	51
		Section 6. Central Process	sor Unit (CPU)
	5.3	Functional Description	48
	5.2	Introduction	47
	5.1	Contents	47
		Section 5. Configuration Re	gister (CONFIG)
	4.9	FLASH Block Protect Register	46
	4.8	FLASH Protection	
	4.7	FLASH Program Operation	43
	4.6	FLASH Mass Erase Operation	42
	4.5	FLASH Block Erase Operation	41



# Section 7. System Integration Module (SIM)

7.1	Contents	.71
7.2	Introduction	.72
7.3 7.3.1	SIM Bus Clock Control and Generation	
7.3.2 7.3.3	Clock Start-Up from POR	.75
7.4 7.4.1	Reset and System Initialization	
7.4.2 7.4.2.		.78
7.4.2.3	3 Illegal Opcode Reset	.79
7.4.2.4 7.4.2.5	3	
7.5 7.5.1 7.5.2 7.5.3	SIM Counter	.80
7.6 7.6.1.7 7.6.1.2 7.6.2.7 7.6.2.3 7.6.2.3 7.6.3 7.6.4 7.6.5	SWI Instruction	.81 .85 .85 .86 .87 .87
7.7 7.7.1 7.7.2	Low-Power Modes	.88
7.8	SIM Registers	.91

MC68H(R)C908JL3 — Rev. 1.1



12.6 Port D	155
12.6.1 Port D Data Register (PTD)	
12.6.2 Data Direction Register D (DDRD)	
12.6.3 Port D Control Register (PDCR)	
0 4 40 5 4 11 4 445	
Section 13. External Interrupt (IR	(Q)
13.1 Contents	
13.2 Introduction	
13.3 Features	
13.4 Functional Description	160
13.4.1 ĪRQ1 Pin	
13.5 IRQ Module During Break Interrupts	163
13.6 IRQ Status and Control Register (ISCR)	163
Section 14. Keyboard Interrupt Modu	le (KBI)
•	, ,
14.1 Contents	
14.2 Introduction	
14.3 Features	165
14.4 Functional Description	166
14.4.1 Keyboard Initialization	
14.4.2 Keyboard Status and Control Register	
14.4.3 Keyboard Interrupt Enable Register	
14.5 Wait Mode	
14.6 Stop Mode	
14.7 Keyboard Module During Break Interrupts	
Section 15. Computer Operating Prope	rly (COP)
15.1 Contents	
15.2 Introduction	
15.3 Functional Description	
1.1	Tochnical Data

MC68H(R)C908JL3 — Rev. 1.1



# Technical Data — MC68H(R)C908JL3

# **List of Tables**

Table	Title F	Page
1-1	Summary of Device Variations	21
1-2	Pin Functions	26
2-1	Vector Addresses	35
6-1	Instruction Set Summary	60
6-2	Opcode Map	69
7-1	Signal Name Conventions	73
7-2	PIN Bit Set Timing	76
7-3	Interrupt Sources	85
7-4	SIM Registers	91
9-1	Monitor Mode Entry Requirements and Options	.104
9-2	Monitor Mode Vector Differences	.107
9-3	Monitor Baud Rate Selection	.107
9-4	READ (Read Memory) Command	.110
9-5	WRITE (Write Memory) Command	.110
9-6	IREAD (Indexed Read) Command	.111
9-7	IWRITE (Indexed Write) Command	.111
9-8	READSP (Read Stack Pointer) Command	.112
9-9	RUN (Run User Program) Command	.112
10-1	Pin Name Conventions	.116
10-2	Prescaler Selection	.129
10-3	Mode, Edge, and Level Selection	.134
11-1	MUX Channel Select	.144
11-2	ADC Clock Divide Ratio	.146

MC68H(R)C908JL3 — Rev. 1.1






Figure 6-4. Stack Pointer (SP)

**NOTE:** 

The location of the stack is arbitrary and may be relocated anywhere in RAM. Moving the SP out of page 0 (\$0000 to \$00FF) frees direct address (page 0) space. For correct operation, the stack pointer must point only to RAM locations.

#### 6.4.4 Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched.

Normally, the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

During reset, the program counter is loaded with the reset vector address located at \$FFFE and \$FFFF. The vector address is the address of the first instruction to be executed after exiting the reset state.




Figure 6-5. Program Counter (PC)

# 6.4.5 Condition Code Register

The 8-bit condition code register contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits 6 and

MC68H(R)C908JL3 — Rev. 1.1



**Table 6-1. Instruction Set Summary** 

Source	Operation	Description				ct c			e e	ep o	Operand	es
Form	•	•	٧	Н	ı	N	z	С	Address Mode	Opcode		Cycles
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP,X CMP opr,SP CMP opr,SP	Compare A with M	(A) – (M)	<b>‡</b>	_	_	\$	\$	<b>‡</b>	IMM DIR EXT IX2 IX1 IX SP1 SP2	A1 B1 C1 D1 E1 F1 9EE1 9ED1	ii dd hh II ee ff ff ff ee ff	2 3 4 4 3 2 4 5
COM opr COMA COMX COM opr,X COM ,X COM opr,SP	Complement (One's Complement)	$\begin{array}{l} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (M) \\ X \leftarrow (\overline{X}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$	0	_	_	<b>‡</b>	<b>‡</b>	1	DIR INH INH IX1 IX SP1	33 43 53 63 73 9E63	dd ff ff	4 1 1 4 3 5
CPHX #opr CPHX opr	Compare H:X with M	(H:X) – (M:M + 1)	<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM DIR	65 75	ii ii+1 dd	3 4
CPX #opr CPX opr CPX opr CPX ,X CPX opr,X CPX opr,X CPX opr,SP CPX opr,SP	Compare X with M	(X) – (M)	<b>‡</b>	_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM DIR EXT IX2 IX1 IX SP1 SP2	A3 B3 C3 D3 E3 F3 9EE3 9ED3	ii dd hh II ee ff ff ff ee ff	2 3 4 4 3 2 4 5
DAA	Decimal Adjust A	(A) <sub>10</sub>	U	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	INH	72		2
DBNZ opr,rel DBNZA rel DBNZX rel DBNZ opr,X,rel DBNZ X,rel DBNZ opr,SP,rel	Decrement and Branch if Not Zero	$\begin{array}{l} A \leftarrow (A) - 1 \text{ or } M \leftarrow (M) - 1 \text{ or } X \leftarrow (X) - \\ 1 \\ PC \leftarrow (PC) + 3 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 3 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 4 + rel? \text{ (result)} \neq 0 \end{array}$	_	_	_	_	_	_	DIR INH INH IX1 IX SP1	3B 4B 5B 6B 7B 9E6B	dd rr rr rr ff rr rr ff rr	5 3 5 4 6
DEC opr DECA DECX DEC opr,X DEC ,X DEC opr,SP	Decrement	$M \leftarrow (M) - 1$ $A \leftarrow (A) - 1$ $X \leftarrow (X) - 1$ $M \leftarrow (M) - 1$ $M \leftarrow (M) - 1$ $M \leftarrow (M) - 1$	<b>‡</b>	_	_	<b>‡</b>	<b>‡</b>	_	DIR INH INH IX1 IX SP1	3A 4A 5A 6A 7A 9E6A	dd ff	4 1 1 4 3 5
DIV	Divide	$\begin{array}{c} A \leftarrow (H:A)/(X) \\ H \leftarrow Remainder \end{array}$	-	_	_	_	<b>‡</b>	<b>‡</b>	INH	52		7






Figure 7-4. External Reset Timing

#### 7.4.2 Active Resets from Internal Sources

All internal reset sources actively pull the RST pin low for 32 2OSCOUT cycles to allow resetting of external peripherals. The internal reset signal IRST continues to be asserted for an additional 32 cycles (Figure 7-5). An internal reset can be caused by an illegal address, illegal opcode, COP time-out, or POR. (See Figure 7-6. Sources of Internal Reset.) Note that for POR resets, the SIM cycles through 4096 2OSCOUT cycles during which the SIM forces the RST pin low. The internal reset signal then follows the sequence from the falling edge of RST shown in Figure 7-5.




Figure 7-5. Internal Reset Timing

The COP reset is asynchronous to the bus clock.




Figure 7-6. Sources of Internal Reset

MC68H(R)C908JL3 — Rev. 1.1



#### 7.5.3 SIM Counter and Reset States

External reset has no effect on the SIM counter. (See **7.7.2 Stop Mode** for details.) The SIM counter is free-running after all reset states. (See **7.4.2 Active Resets from Internal Sources** for counter control and internal reset recovery sequences.)

## 7.6 Exception Control

Normal, sequential program execution can be changed in three different ways:

- Interrupts
  - Maskable hardware CPU interrupts
  - Non-maskable software interrupt instruction (SWI)
- Reset
- Break interrupts

#### 7.6.1 Interrupts

An interrupt temporarily changes the sequence of program execution to respond to a particular event. **Figure 7-8** flow charts the handling of system interrupts.

Interrupts are latched, and arbitration is performed in the SIM at the start of interrupt processing. The arbitration result is a constant that the CPU uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt can take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared).






Figure 7-19. Stop Mode Recovery from Interrupt or Break

# 7.8 SIM Registers

The SIM has three memory mapped registers. **Table 7-4** shows the mapping of these registers.

 Address
 Register
 Access Mode

 \$FE00
 BSR
 User

 \$FE01
 RSR
 User

 \$FE03
 BFCR
 User

Table 7-4. SIM Registers

# 7.8.1 Break Status Register (BSR)

The break status register contains a flag to indicate that a break caused an exit from stop or wait mode.




Figure 7-20. Break Status Register (BSR)



#### 8.5.5 RC Oscillator Clock (RCCLK)

RCCLK is the RC oscillator output signal. Its frequency is directly proportional to the time constant of the external R and C. **Figure 8-2** shows only the logical relation of RCCLK to OSC1 and may not represent the actual circuitry.

#### 8.5.6 Oscillator Out 2 (2OSCOUT)

2OSCOUT is same as the input clock (XTALCLK or RCCLK). This signal is driven to the SIM module and is used to determine the COP cycles.

#### 8.5.7 Oscillator Out (OSCOUT)

The frequency of this signal is equal to half of the 2OSCOUT, this signal is driven to the SIM for generation of the bus clocks used by the CPU and other modules on the MCU. OSCOUT will be divided again in the SIM and results in the internal bus frequency being one fourth of the XTALCLK or RCCLK frequency.

#### 8.6 Low Power Modes

The WAIT and STOP instructions put the MCU in low-power consumption standby modes.

#### 8.6.1 Wait Mode

The WAIT instruction has no effect on the oscillator logic. OSCOUT and 2OSCOUT continues to drive to the SIM module.

#### 8.6.2 Stop Mode

The STOP instruction disables the XTALCLK or the RCCLK output, hence OSCOUT and 2OSCOUT.

MC68H(R)C908JL3 — Rev. 1.1






Figure 10-2. TIM I/O Register Summary

#### 10.5.1 TIM Counter Prescaler

The TIM clock source is one of the seven prescaler outputs. The prescaler generates seven clock rates from the internal bus clock. The prescaler select bits, PS[2:0], in the TIM status and control register (TSC) select the TIM clock source.

#### 10.5.2 Input Capture

With the input capture function, the TIM can capture the time at which an external event occurs. When an active edge occurs on the pin of an input capture channel, the TIM latches the contents of the TIM counter into the TIM channel registers, TCHxH:TCHxL. The polarity of the active edge is programmable. Input captures can generate TIM CPU interrupt requests.

## 10.5.3 Output Compare

With the output compare function, the TIM can generate a periodic pulse with a programmable polarity, duration, and frequency. When the counter reaches the value in the registers of an output compare channel, the TIM can set, clear, or toggle the channel pin. Output compares can generate TIM CPU interrupt requests.



write a new, smaller pulse width value may cause the compare to be missed. The TIM may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the PWM pulse width on channel x:

- When changing to a shorter pulse width, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current pulse. The interrupt routine has until the end of the PWM period to write the new value.
- When changing to a longer pulse width, enable channel x TIM overflow interrupts and write the new value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the current PWM period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same PWM period.

NOTE:

In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to self-correct in the event of software error or noise. Toggling on output compare also can cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value.

#### 10.5.4.2 Buffered PWM Signal Generation

Channels 0 and 1 can be linked to form a buffered PWM channel whose output appears on the TCH0 pin. The TIM channel registers of the linked pair alternately control the pulse width of the output.

Setting the MS0B bit in TIM channel 0 status and control register (TSC0) links channel 0 and channel 1. The TIM channel 0 registers initially control the pulse width on the TCH0 pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIM channel registers (0 or 1) that control the pulse width are the ones written to last. TSC0 controls and monitors the buffered PWM function, and TIM channel 1 status and control register



# Timer Interface Module (TIM)




Figure 10-5. TIM Counter Registers (TCNTH:TCNTL)

# 10.10.3 TIM Counter Modulo Registers (TMODH:TMODL)

The read/write TIM modulo registers contain the modulo value for the TIM counter. When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from \$0000 at the next clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written. Reset sets the TIM counter modulo registers.



#### I/O Ports




Figure 12-1. I/O Port Register Summary

#### 12.3 Port A

Port A is an 7-bit special function port that shares all seven of its pins with the Keyboard Interrupt (KBI) Module, **See Section 14.** Each port A pin also has software configurable pull-up device if the corresponding port pin is configured as input port. PTA0 to PTA5 has direct LED drive capability.

**Technical Data** 

MC68H(R)C908JL3 — Rev. 1.1



## External Interrupt (IRQ)

# 13.4 Functional Description

A logic zero applied to the external interrupt pin can latch a CPU interrupt request. Figure 13-1 shows the structure of the IRQ module.

Interrupt signals on the IRQ1 pin are latched into the IRQ1 latch. An interrupt latch remains set until one of the following actions occurs:

- Vector fetch A vector fetch automatically generates an interrupt acknowledge signal that clears the IRQ latch.
- Software clear Software can clear the interrupt latch by writing to the acknowledge bit in the interrupt status and control register (ISCR). Writing a logic one to the ACK1 bit clears the IRQ1 latch.
- Reset A reset automatically clears the interrupt latch.

The external interrupt pin is falling-edge-triggered and is software-configurable to be either falling-edge or falling-edge and low-level-triggered. The MODE1 bit in the ISCR controls the triggering sensitivity of the IRQ1 pin.

When the interrupt pin is edge-triggered only, the CPU interrupt request remains set until a vector fetch, software clear, or reset occurs.

When the interrupt pin is both falling-edge and low-level-triggered, the CPU interrupt request remains set until both of the following occur:

- Vector fetch or software clear
- Return of the interrupt pin to logic one

The vector fetch or software clear may occur before or after the interrupt pin returns to logic one. As long as the pin is low, the interrupt request remains pending. A reset will clear the latch and the MODE1 control bit, thereby clearing the interrupt even if the pin stays low.

When set, the IMASK1 bit in the ISCR mask all external interrupt requests. A latched interrupt request is not presented to the interrupt priority logic unless the IMASK1 bit is clear.



# External Interrupt (IRQ)

IRQF1 — IRQ1 Flag

This read-only status bit is high when the IRQ1 interrupt is pending.

 $1 = \overline{IRQ1}$  interrupt pending

 $0 = \overline{IRQ1}$  interrupt not pending

ACK1 — IRQ1 Interrupt Request Acknowledge Bit

Writing a logic one to this write-only bit clears the IRQ1 latch. ACK1 always reads as logic zero. Reset clears ACK1.

IMASK1 — IRQ1 Interrupt Mask Bit

Writing a logic one to this read/write bit disables IRQ1 interrupt requests. Reset clears IMASK1.

1 = IRQ1 interrupt requests disabled

0 = IRQ1 interrupt requests enabled

MODE1 — IRQ1 Edge/Level Select Bit

This read/write bit controls the triggering sensitivity of the IRQ1 pin. Reset clears MODE1.

 $1 = \overline{IRQ1}$  interrupt requests on falling edges and low levels

 $0 = \overline{IRQ1}$  interrupt requests on falling edges only




Figure 13-4. Configuration Register 2 (CONFIG2)

IRQPUD — IRQ1 Pin Pull-up control bit

1 = Internal pull-up is disconnected


 $0 = Internal pull-up is connected between <math>\overline{IRQ1}$  pin and  $V_{DD}$ 



# **Computer Operating Properly (COP)**

# 15.3 Functional Description

Figure 15-1 shows the structure of the COP module.



NOTE:

1. See SIM section for more details.

Figure 15-1. COP Block Diagram

The COP counter is a free-running 6-bit counter preceded by the 12-bit system integration module (SIM) counter. If not cleared by software, the COP counter overflows and generates an asynchronous reset after  $2^{18}-2^4$  or  $2^{13}-2^4$  2OSCOUT cycles; depending on the state of the COP rate select bit, COPRS, in configuration register 1. With a  $2^{18}-2^4$  2OSCOUT cycle overflow option, a 8MHz crystal gives a COP timeout period of 32.766 ms. Writing any value to location \$FFFF before an overflow occurs prevents a COP reset by clearing the COP counter and stages 12 through 5 of the SIM counter.



# **Break Module (BREAK)**

#### 17.3 Features

Features of the break module include the following:

- Accessible I/O registers during the break Interrupt
- CPU-generated break interrupts
- Software-generated break interrupts
- COP disabling during break interrupts

# 17.4 Functional Description

When the internal address bus matches the value written in the break address registers, the break module issues a breakpoint signal (BKPT) to the SIM. The SIM then causes the CPU to load the instruction register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The program counter vectors to \$FFFC and \$FFFD (\$FEFC and \$FEFD in monitor mode).

The following events can cause a break interrupt to occur:

- A CPU-generated address (the address in the program counter) matches the contents of the break address registers.
- Software writes a logic one to the BRKA bit in the break status and control register.

When a CPU generated address matches the contents of the break address registers, the break interrupt begins after the CPU completes its current instruction. A return from interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU to normal operation. Figure 17-1 shows the structure of the break module.



#### 18.13 ADC Characteristics

Table 18-10. ADC Characteristics


Characteristic	Symbol	Min	Max	Unit	Comments
Supply voltage	V <sub>DDAD</sub>	2.7 (V <sub>DD</sub> min)	5.5 (V <sub>DD</sub> max)	V	
Input voltages	V <sub>ADIN</sub>	$V_{SS}$	V <sub>DD</sub>	V	
Resolution	B <sub>AD</sub>	8	8	Bits	
Absolute accuracy	A <sub>AD</sub>	± 0.5	± 1.5	LSB	Includes quantization
ADC internal clock	f <sub>ADIC</sub>	0.5	1.048	MHz	t <sub>AIC</sub> = 1/f <sub>ADIC</sub> , tested only at 1 MHz
Conversion range	R <sub>AD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V	
Power-up time	t <sub>ADPU</sub>	16		t <sub>AIC</sub> cycles	
Conversion time	t <sub>ADC</sub>	16	17	t <sub>AIC</sub> cycles	
Sample time <sup>(1)</sup>	t <sub>ADS</sub>	5	_	t <sub>AIC</sub> cycles	
Zero input reading <sup>(2)</sup>	Z <sub>ADI</sub>	00	01	Hex	V <sub>IN</sub> = V <sub>SS</sub>
Full-scale reading <sup>(3)</sup>	F <sub>ADI</sub>	FE	FF	Hex	$V_{IN} = V_{DD}$
Input capacitance	C <sub>ADI</sub>	_	(20) 8	pF	Not tested
Input leakage <sup>(3)</sup> Port B/port D	_	_	± 1	μА	

#### NOTES:

- 1. Source impedances greater than 10 k $\Omega$  adversely affect internal RC charging time during input sampling. 2. Zero-input/full-scale reading requires sufficient decoupling measures for accurate conversions. 3. The external system error caused by input leakage current is approximately equal to the product of R source and input current.



#### 19.5 28-Pin PDIP




#### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE
- AND EACH OTHER.
  2. DIMENSION L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	36.45	37.21	1.435	1.465	
В	13.72	14.22	0.540	0.560	
C	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100 BSC		
Н	1.65	2.16	0.065	0.085	
_	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	15.24	BSC	0.600 BSC		
М	0°	15°	0°	15°	
N	0.51	1.02	0.020	0.040	

Figure 19-3. 28-Pin PDIP (Case #710)

#### 19.6 28-Pin SOIC



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANDI 174-3M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIDE.
- PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	17.80	18.05	0.701	0.711	
В	7.40	7.60	0.292	0.299	
U	2.35	2.65	0.093	0.104	
ם	0.35	0.49	0.014	0.019	
F	0.41	0.90	0.016	0.035	
G	1.27	BSC	0.050 BSC		
7	0.23	0.32	0.009	0.013	
K	0.13	0.29	0.005	0.011	
М	0°	8°	0°	8°	
Р	10.01	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.020	

Figure 19-4. 28-Pin SOIC (Case #751F)