

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136aejfp-w4

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/36E Group, tables 1.3 and 1.4 outline the Specifications for R8C/36F Group, tables 1.5 and 1.6 outline the Specifications for R8C/36G Group, tables 1.7 and 1.8 outline the Specifications for R8C/36H Group.

Table 1.1 Specifications for R8C/36E Group (1)

Table 1.1	Specifications for R8C/36E Group (1)			
Item	Function	Specification		
CPU	Central processing	R8C/Tiny series core		
	unit	Number of fundamental instructions: 89		
		Minimum instruction execution time:		
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)		
		• Multiplier: 16 bits × 16 bits → 32 bits		
		 Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits 		
		Operation mode: Single-chip mode (address space: 1 Mbyte)		
Memory	ROM, RAM, Data flash	Refer to Table 1.9 Product List for R8C/36E Group.		
Power Supply	Voltage detection	Power-on reset		
Voltage Detection	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)		
I/O Ports	Programmable I/O	Input-only: 1 pin		
	ports	CMOS I/O ports: 59, selectable pull-up resistor		
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),		
	circuits	High-speed on-chip oscillator (with frequency adjustment function),		
		Low-speed on-chip oscillator		
		Oscillation stop detection: XIN clock oscillation stop detection function		
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16		
		Low power consumption modes:		
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,		
		low-speed on-chip oscillator), wait mode, stop mode		
Interrupts	•	Interrupt Vectors: 69		
		• External: 9 sources (INT × 5 , key input × 4)		
		Priority levels: 7 levels		
Watchdog Tim	er	15 bits × 1 (with prescaler)		
		Reset start selectable		
		Low-speed on-chip oscillator for watchdog timer selectable		
DTC (Data Tra	insfer Controller)	• 1 channel		
		Activation sources: 40		
		Transfer modes: 2 (normal mode, repeat mode)		
Timer	Timer RA0	8 bits (with 8-bit prescaler)		
	Timer RA1	Timer mode (period timer), pulse output mode (output level inverted every		
		period), event counter mode, pulse width measurement mode, pulse period		
		measurement mode		
	Timer RB	8 bits × 1 (with 8-bit prescaler)		
		Timer mode (period timer), programmable waveform generation mode (PWM		
		output), programmable one-shot generation mode, programmable wait one-		
	Timer DC	shot generation mode		
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode		
		(output 3 pins), PWM2 mode (PWM output pin)		
	Timer RD	16 bits × 2 (with 4 capture/compare registers)		
	Timer ND	Timer mode (input capture function, output compare function), PWM mode		
		(output 6 pins), reset synchronous PWM mode (output three-phase		
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode		
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3		
		mode (PWM output 2 pins with fixed period)		
	Timer RE	8 bits × 1		
		Output compare mode		
	Timer RF	16 bits × 1		
		Input capture mode (input capture circuit), output compare mode (output		
	ĺ	compare circuit)		

Specifications for R8C/36F Group (1) Table 1.3

Table 1.3	Specifications for R8C/36F Group (1)			
Item	Function	Specification		
CPU	Central processing	R8C/Tiny series core		
	unit	Number of fundamental instructions: 89		
		Minimum instruction execution time:		
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)		
		• Multiplier: 16 bits × 16 bits → 32 bits		
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits		
	BOM BAM B	Operation mode: Single-chip mode (address space: 1 Mbyte)		
Memory	ROM, RAM, Data	Refer to Table 1.10 Product List for R8C/36F Group.		
D	flash	D		
Power Supply	Voltage detection	• Power-on reset		
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)		
Detection	Dragger and the I/O	I. Innué autre d'unin		
I/O Ports	Programmable I/O	• Input-only: 1 pin		
Clask	ports	CMOS I/O ports: 59, selectable pull-up resistor		
Clock	Clock generation circuits	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),		
	Circuits	High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator		
		Oscillation stop detection: XIN clock oscillation stop detection function		
		Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16		
		• Low power consumption modes:		
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,		
		low-speed on-chip oscillator), wait mode, stop mode		
Interrupts		Interrupt Vectors: 69		
interrupts		• External: 9 sources (INT × 5 , key input × 4)		
		• Priority levels: 7 levels		
Watchdog Tim	er	15 bits × 1 (with prescaler)		
Waterlady Tim	O1	Reset start selectable		
		Low-speed on-chip oscillator for watchdog timer selectable		
DTC (Data Tra	nsfer Controller)	• 1 channel		
D 10 (Data 11a		Activation sources: 40		
		Transfer modes: 2 (normal mode, repeat mode)		
Timer	Timer RA0	8 bits (with 8-bit prescaler)		
	Timre RA1	Timer mode (period timer), pulse output mode (output level inverted every		
		period), event counter mode, pulse width measurement mode, pulse period		
		measurement mode		
	Timer RB	8 bits × 1 (with 8-bit prescaler)		
		Timer mode (period timer), programmable waveform generation mode (PWM		
		output), programmable one-shot generation mode, programmable wait one-		
		shot generation mode		
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode		
		(output 3 pins), PWM2 mode (PWM output pin)		
	Timer RD	16 bits × 2 (with 4 capture/compare registers)		
	Timer ND	Timer mode (input capture function, output compare function), PWM mode		
		(output 6 pins), reset synchronous PWM mode (output three-phase		
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode		
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3		
		mode (PWM output 2 pins with fixed period)		
	Timer RE	8 bits × 1		
		Output compare mode		
	Timer RF	16 bits × 1		
		Input capture mode (input capture circuit), output compare mode (output		
	Timor DC	compare circuit)		
	Timer RG	16 bits × 1 Timer mode (input capture function, output compare function), PWM mode		
		(output 1 pin), phase counting mode (available automatic measurement for		
		the counts of 2-phase encoder)		

Specifications for R8C/36F Group (2) Table 1.4

Item	Function	Specification	
Serial	UART0, 1	Clock synchronous serial I/O/UART × 2 channel	
Interface	UART2	Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IE BUS ⁽¹⁾), multiprocessor communication function	
Synchronous S	Serial	1	
Communication	n Unit (SSU)		
LIN Module		Hardware LIN: 2 (timer RA0, timer RA1, UART0, UART1)	
CAN module		One channel, 16 Mailboxes (conforms to the ISO 11898-1)	
A/D Converter		10-bit resolution × 16 channels, includes sample and hold function, with sweep mode	
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V 	
		Programming and erasure endurance: 100 times (program ROM)	
		Program security: ROM code protect, ID code check	
		Debug functions: On-chip debug, on-board flash rewrite function	
Operating Fred	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)	
Voltage			
Current consumption		TBD (VCC = 5.0 V, f(XIN) = 20 MHz) TBD (VCC = 3.0 V, f(XIN) = 20 MHz)	
Operating Ambient Temperature		-40 to 85°C (J version)	
		-40 to 125°C (K version) (2)	
Package		64-pin LQFP	
		Package code: PLQP0064KB-A (previous code: 64P6Q-A)	

- Notes:

 1. IE BUS is a trademark of NEC Electronics Corporation.
 2. Specify the K version if K version functions are to be used.

Table 1.7 Specifications for R8C/36H Group (1)

Iable 1.7	Function	R8C/36H Group (1) Specification
CPU	Central processing	R8C/Tiny series core
0. 0	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits × 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.12 Product List for R8C/36H Group.
lvicinory	flash	Troite to Tubic 1.12 Froduct List for Rooyout Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection	Circuit	Voltage detection 5 (detection level of voltage detection 1 selectable)
I/O Ports	Programmable I/O	Input-only: 1 pin
I/O POILS	_	
Clask	ports	CMOS I/O ports: 59, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		• Interrupt Vectors: 69
		• External: 9 sources (INT × 5 , key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	• 15 bits × 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	insfer Controller)	• 1 channel
		Activation sources: 40
	1	Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA0	8 bits (with 8-bit prescaler)
	Timer RA1	Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
	Time on DD	measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
	Timerite	Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits × 1
		Output compare mode
	Timer RF	16 bits × 1
		Input capture mode (input capture circuit), output compare mode (output
	Timor DC	compare circuit)
	Timer RG	16 bits × 1 Timer mode (input capture function, output compare function), PWM mode
ĺ		(output 1 pin), phase counting mode (available automatic measurement for

1.3 Block Diagram

Figure 1.5 shows a Block Diagram.




Figure 1.5 Block Diagram

Pin Name Information by Pin Number (2) **Table 1.14**

					I/O Pin Functions fo	or of Peripheral Module	es	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	CAN Module ⁽²⁾	A/D Converter Voltage Detection Circuit
46		P1_2	KI2					AN10
47		P1_1	KI1					AN9/LVCMP2
48		P1_0	KI0					AN8
49		P0_7						AN0
50		P0_6						AN1
51		P0_5						AN2
52		P0_4		TREO				AN3
53		P0_3			(CLK1) ⁽¹⁾			AN4
54		P0_2			(RXD1) ⁽¹⁾			AN5
55		P0_1			(TXD1) ⁽¹⁾			AN6
56		P0_0						AN7
57		P6_4	(INT2) ⁽¹⁾	TRAIO1	(RXD1) ⁽¹⁾			
58		P6_3		(TRAO1) ⁽¹⁾	(TXD1) ⁽¹⁾			
59		P6_2					CRX0 ⁽²⁾	
60		P6_1					CTX0 ⁽²⁾	
61		P6_0		(TREO) ⁽¹⁾				
62		P5_7		TRGIOB				
63		P5_6		TRGIOA				
64		P3_2	(INT1)/ (INT2) ⁽¹⁾	TRGCLKB				

Note:

- 1. This can be assigned to the pin in parentheses by a program.
- 2. Only for R8C/36E group and R8C/36F group.

1.5 **Pin Functions**

Tables 1.15 and 1.16 list Pin Functions.

Table 1.15 Pin Functions (1)

Item	Pin Name	I/O Type	Description
		- -	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
	AVCC, AVSS	_	Power supply for the A/D converter.
supply input	71,000,71,000		Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	INT0 to INT4	1	INT interrupt input pins.
Key input interrupt	KIO to KI3	I	Key input interrupt input pins
Timer RA0	TRAIO0, TRAIO1	I/O	Timer RA I/O pin
Timer RA1	TRAO0, TRAO1	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
,	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Timer RF	TRF000, TRF010, TRF001,TRF011, TRF002,TRF012	0	Timer RF output pins.
	TRFI	I	Timer RF input pin.
Timer RG	TRGIOA, TRGIOB	I/O	Timer RG I/O ports.
	TRGCLKA, TRGCLKB	I	External clock input pints.
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
,	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
SSU	SSI	I/O	Data I/O pin
,	SCS	I/O	Chip-select signal I/O pin
,			
'	SSCK	I/O	Clock I/O pin

I: Input Note:

O: Output

I/O: Input and output

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.16 Pin Functions (2)

Item	Pin Name	I/O Type	Description
CAN module	CRX0(2)	I	CAN data input pin
	CTX0(2)	0	CAN data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter AN0 to AN11 I Analog input pins to A/D converter ANEX0 to ANEX3		Analog input pins to A/D converter	
	ADTRG	I	AD external trigger input pin
Voltage Detection Circuit	LVCMP2	I	Detection target voltage pin for voltage detection 2
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only ports

I: Input

O: Output

I/O: Input and output

Note:

2. Only in the R8C/36E Group and the R8C/36F Group.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

SFR Information (3) (1) Table 4.3

0081h 0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah	DTC Activation Control Register DTC Activation Enable Register 0 DTC Activation Enable Register 1 DTC Activation Enable Register 2	DTCTL	00h
0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah	DTC Activation Enable Register 1	DTCENO	
0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh	DTC Activation Enable Register 1	DTCENO	
0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh	DTC Activation Enable Register 1	DTCENO	
0085h 0086h 0087h 0088h 0089h 008Ah 008Bh	DTC Activation Enable Register 1	DTCENO	
0086h 0087h 0088h 0089h 008Ah 008Bh	DTC Activation Enable Register 1	DTCENO	
0087h 0088h 0089h 008Ah 008Bh	DTC Activation Enable Register 1	DTCEN0	
0088h 0089h 008Ah 008Bh	DTC Activation Enable Register 1	DTCEN0	
0088h 0089h 008Ah 008Bh	DTC Activation Enable Register 1	DTCEN0	
0089h 008Ah 008Bh	DTC Activation Enable Register 1		00h
008Ah 008Bh	DTC Activation Enable Register 2	DTCEN1	00h
008Bh		DTCEN2	00h
008Ch	DTC Activation Enable Register 3	DTCEN3	00h
	DTC Activation Enable Register 4	DTCEN4	00h
	DTC Activation Enable Register 5	DTCEN5	00h
	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
	Timer RF Register	TRF	00h
0091h			00h
0092h			
0093h			
0094h			
0095h			
0096h	-		
0097h			
0098h			
0099h		+	
	Timer RF Control Register 0	TRFCR0	00h
009Bh	Timer RF Control Register 1	TRFCR1	00h
	Capture and Compare 0 Register	TREM0	00h
	Capture and Compare o Register	TREMO	00h
009Dh	Occurred Burling	TOFM	
	Compare 1 Register	TRFM1	FFh
009Fh			FFh
	UART0 Transmit/Receive Mode Register	U0MR	00h
	UART0 Bit Rate Register	U0BRG	XXh
	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
	UART2 Bit Rate Register	U2BRG	XXh
	UART2 Transmit Buffer Register	U2TB	XXh
00ABh		32.2	XXh
	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
	UART2 Transmit/Receive Control Register 1	U2C1	00001000b
	UART2 Receive Buffer Register	U2RB	XXh
00AEII	OANTE NEGELIE DUILET NEGISTET	UZRD	XXh
	LIART2 Digital Filter Function Colort Pagister	LIDVDE	
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B2h 00B3h			
00B2h 00B3h 00B4h			
00B2h 00B3h 00B4h 00B5h			
00B2h 00B3h 00B4h 00B5h 00B6h			
00B2h 00B3h 00B4h 00B5h 00B6h 00B7h			
00B2h 00B3h 00B4h 00B5h 00B6h			
00B2h 00B3h 00B4h 00B5h 00B6h 00B7h			
00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h			
00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h	UART2 Special Mode Register 5	U2SMR5	00h
00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh		U2SMR5 U2SMR4	
00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh	UART2 Special Mode Register 4	U2SMR4	00h
00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh			

X : Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

A 1.1.	Decision (c)	1 0	A (1
Address	Register	Symbol	After reset
0100h	Timer RA0 Control Register	TRA0CR	00h
0101h	Timer RA0 I/O Control Register	TRA0IOC	00h
0102h	Timer RA0 Mode Register	TRAOMR	00h
0103h	Timer RA0 Prescaler Register	TRA0PRE	FFh
0104h	Timer RA0 Register	TRA0	FFh
0105h	LIN0 Control Register 2	LIN0CR2	00h
0106h	LIN0 Control Register	LIN0CR	00h
0107h	LIN0 Status Register	LIN0ST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h	Timer RA1 Control Register	TRA1CR	00h
0111h	Timer RA1 I/O Control Register	TRA1IOC	00h
0112h	Timer RA1 Mode Register	TRA1MR	00h
0113h	Timer RA1 Prescaler Register	TRA1PRE	FFh
0114h	Timer RA1 Register	TRA1	FFh
0115h	LIN1 Control Register 2	LIN1CR2	00h
0116h	LIN1 Control Register	LIN1CR	00h
0117h	LIN1 Status Register	LIN1ST	00h
0118h	Timer RE Counter Data Register	TRESEC	00h
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah			
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh	Time NE dount dource delect register	TINECOIN	000010000
0120h	Timer RC Mode Register	TRCMR	01001000b
0120H	Timer RC Control Register 1	TRCCR1	00h
012111 0122h	Timer RC Control Register Timer RC Interrupt Enable Register	TRCIER	01110000b
0122II		TRCSR	01110000b
	Timer RC Status Register		
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
0136h	Timer RD Trigger Control Register	TRDADCR	00h
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10001000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER1	01111111b
013Dh	Timer RD Output Master Enable Register 2 Timer RD Output Control Register	TRDOERZ	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
	S S		
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh	1		FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh	Ĭ		FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h	Time NE Counter 1	11.51	00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Time ND General Negister A1	INDONAT	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	Timer ND General Negister B1	INDONBI	FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh	Tiller ND General Negister CT	TROGRET	FFh
015Eh	Timer DD Ceneral Degister D1	TRDGRD1	FFh
015En	Timer RD General Register D1	TRUGRUT	FFh
	LIADTA Transmit/Descrive Made Descriptor	U1MR	00h
0160h	UART1 Transmit/Receive Mode Register		
0161h 0162h	UART1 Bit Rate Register UART1 Transmit Buffer Register	U1BRG U1TB	XXh XXh
	UARTI Transmit Buller Register	OIIB	
0163h 0164h	LIADTA Terrescit/Descript Control Descriptor C	11400	XXh 00001000b
	UART1 Transmit/Receive Control Register 0	U1C0	
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h	Timer RG Mode Register	TRGMR	01000000b
0171h	Timer RG Count Control Register	TRGCNTC	0000000b
0172h	Timer RG Control Register	TRGCR	10000000b
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b
0174h	Timer RG Status Register	TRGSR	11100000b
0175h	Timer RG I/O Control Register	TRGIO	0000000b
0176h	Timer RG Counter	TRGC	00h
0177h			00h
0178h	Timer RG General Register A	TRGGRA	FFh
0179h			FFh
017Ah	Timer RG General Register B	TRGGRB	FFh
	1		FFh
017Bh			
017Bh 017Ch	Timer RG General Register C	TRGGRC	FFh
	Timer RG General Register C	TRGGRC	FFh FFh
017Ch	Timer RG General Register C Timer RG General Register D	TRGGRC	

X : Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

	or it information (i)		
Address	Register	Symbol	After reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h	Timer RF Output Control Register	TRFOUT	00h
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU Pin Select Register	SSUIICSR	00h
	550 PIII Select Register	SSUIICSR	000
018Dh	INTLUM ALL D'A CALAIR DANGE	INITOD	201
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh			
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register	SSTDR	FFh
0195h	-		FFh
0196h	SS Receive Data Register	SSRDR	FFh
0197h			FFh
0198h	SS Control Register H	SSCRH	00h
0199h	SS Control Register L	SSCRL	01111101b
019Ah	SS Mode Register	SSMR	00011000b
019An	SS Enable Register	SSER	00011000B
019Ch	SS Status Register	SSSR	00h
019Ch		SSMR2	00h
	SS Mode Register 2	SSIVIRZ	0011
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AEII			
01B0h			
01B1h	Floor Mamony Clatus Decistor	FOT	10000V00h
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h	First Many Control Products	EMPO	001
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
U	I .	I	1

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

A -1 -1	Desire and the second s		A ()
Address	Register	Symbol	After reset
2C00h 2C01h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area	L	XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h	DTO Octube Date O	DTOD0	XXh
2C58h 2C59h	DTC Control Data 3	DTCD3	XXh XXh
2C5Ah	-		XXh XXh
2C5Bh	-		
2C5Ch 2C5Dh	-		XXh XXh
2C5Eh	-		XXh
2C5Fh	1		XXh
2C5Fn 2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	D TO CONTROL DATA T	01004	XXh
2C62h	1		XXh
2C62f1	1		XXh
2C64h	1		XXh
2C65h	1		XXh
2C66h	1		XXh
2C67h	1		XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	5 TO CONTROL DATE O	51055	XXh
2C6Ah	1		XXh
2C6Bh	1		XXh
2C6Ch	1		XXh
2C6Dh	1		XXh
2C6Eh	1		XXh
2C6Fh	1		XXh
/ · Undofinad	l		AAII

Table 4.12 SFR Information (12) ⁽¹⁾

Addraga	Dominton	Cumbal	After react
Address	Register	Symbol	After reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h	=		XXh
2CF6h	+		XXh
207011			AAII
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh	1		XXh
2CFDh	=		XXh
2CFEh	-		XXh
2CFFh			XXh
2D00h			
2D01h			
:			
2E00h	CAN0 Mailbox 0 : Message ID	C0MB0	XXXX XXXXh
2E01h	−		
2E02h			
2E02h	-		
		4	
2E04h		1	
2E05h	CAN0 Mailbox 0 : Data length CAN0 Mailbox 0 : Data field]	XXh
2E06h	CAN0 Mailbox 0 : Data field		XXXX XXXX
2E07h			XXXX XXXXh
2E08h	1		7.000,0000
2E09h			
2E0Ah	-		
2E0Bh			
2E0Ch			
2E0Dh			
2E0Eh	CAN0 Mailbox 0 : Time stamp		XXXXh
2E0Fh	-		
2E10h	CAN0 Mailbox 1 : Message ID	C0MB1	XXXX XXXXh
2E11h	O NI TO THAILDON 1 . INICOOUGU ID	CONIDI	7,000,7000011
2E1111			
2E12h			
2E13h			
2E14h			
2E15h	CAN0 Mailbox 1 : Data length		XXh
2E16h	CAN0 Mailbox 1 : Data length CAN0 Mailbox 1 : Data field	1	XXXX XXXX
2E17h	- Or it to main ox 1 1 Data nota		
	-		XXXX XXXXh
2E18h	4		
2E19h	_		
2E1Ah			
2E1Bh			
2E1Ch			
2E1Dh	1		
2E1Eh	CAN0 Mailbox 1 : Time stamp	1	XXXXh
2E1Fh	- Orange manipox 1. Time stamp		7,00011
	CANO Mailhau Ca Massaur ID	COMPO	VVVVV VVVVV
2E20h	CAN0 Mailbox 2 : Message ID	C0MB2	XXXX XXXXh
2E21h			
2E22h			
2E23h			
2E24h		1	
2E25h	CAN0 Mailbox 2 : Data length	1	XXh
2E26h	CANO Mailbox 2 : Data field	1	XXXX XXXX
	OANO Maiibux 2 . Data neiu		
2E27h			XXXX XXXXh
2E28h			
2E29h			
2E2Ah			
2E2Bh	1		
2E2Ch	-		
	-		
2E2Dh	CANOME III. O. Time of the second	4	V0004
2E2Eh	CAN0 Mailbox 2 : Time stamp		XXXXh
2E2Fh			

X : Undefined

NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 SFR Information (13) ⁽¹⁾

	. ,		1 46
Address	Register	Symbol	After reset
2E30h	CAN0 Mailbox 3 : Message ID	C0MB3	XXXX XXXXh
2E31h			
2E32h			
2E33h	7		
2E34h			
2E35h	CANO Mailhay 2 - Data langth		VVh
2E33[]	CANO Mailbox 3 : Data length		XXh
2E36h	CAN0 Mailbox 3 : Data field		XXXX XXXX
2E37h			XXXX XXXXh
2E38h			
2E39h			
2E3Ah			
2E3Bh			
2E3Ch	-		
2E3Dh	0.4110.14 :!! 0. 7! /		20000
2E3Eh	CAN0 Mailbox3 : Time stamp		XXXXh
2E3Fh			
2E40h	CAN0 Mailbox4 : Message ID	C0MB4	XXXX XXXXh
2E41h			
2E42h	1		
2E43h	-		
2E44h	CANO Mailhaud - Data lawath		VVI-
2E45h	CAN0 Mailbox4 : Data length		XXh
2E46h	CAN0 Mailbox4 : Data field		XXXX XXXX
2E47h			XXXX XXXXh
2E48h	7		
2E49h	1		
2E4Ah	1		
2E4Bh	4		
	4		
2E4Ch			
2E4Dh			
2E4Eh	CAN0 Mailbox4 : Time stamp		XXXXh
2E4Fh			
2E50h	CAN0 Mailbox5 : Message ID	C0MB5	XXXX XXXXh
2E51h	· · · · · · · · · · · · · · · · · ·	3323	
	1		
2E52h	4		
2E53h	-		
2E53h 2E54h			
2E53h 2E54h 2E55h	CAN0 Mailbox5 : Data length		XXh
2E53h 2E54h 2E55h 2E56h	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXh XXXX XXXX
2E53h 2E54h 2E55h 2E56h	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXXX XXXX
2E53h 2E54h 2E55h 2E56h 2E57h	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXXX XXXX
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXXX XXXX
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E54h	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXXX XXXX
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXXX XXXX
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E58h 2E5Ah	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field		XXXX XXXX
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Ch			XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E58h 2E5Ah	CAN0 Mailbox5 : Data length CAN0 Mailbox5 : Data field CAN0 Mailbox5 : Time stamp		XXXX XXXX
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Dh 2E5Eh			XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Ch 2E5Eh 2E5Fh	CAN0 Mailbox5 : Time stamp	COMB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Bh 2E5Ch 2E5Dh 2E5Eh 2E5Fh 2E60h		C0MB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Bh 2E5Ch 2E5Dh 2E5Eh 2E5Fh 2E60h 2E61h	CAN0 Mailbox5 : Time stamp	C0MB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Bh 2E5Ch 2E5Dh 2E5Eh 2E5Fh 2E60h 2E61h 2E62h	CAN0 Mailbox5 : Time stamp	C0MB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch	CAN0 Mailbox5 : Time stamp	COMB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Dh 2E5Eh 2E60h 2E61h 2E62h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID	C0MB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Ch 2E5Eh 2E5Eh 2E60h 2E61h 2E62h 2E62h 2E63h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Dh 2E5Eh 2E60h 2E61h 2E62h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID	C0MB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Ch 2E5Eh 2E5Eh 2E60h 2E61h 2E62h 2E63h 2E63h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXX XXXXh XXXX XXXXh XXXX XXXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Dh 2E5Eh 2E5Fh 2E60h 2E61h 2E62h 2E63h 2E64h 2E65h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	COMB6	XXXX XXXX XXXX XXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Ch 2E5Ch 2E5Ch 2E61h 2E64h 2E63h 2E64h 2E65h 2E65h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXX XXXXh XXXX XXXXh XXXX XXXXXh
2E53h 2E54h 2E55h 2E56h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Dh 2E5Eh 2E60h 2E61h 2E62h 2E62h 2E63h 2E64h 2E65h 2E65h 2E66h 2E67h 2E68h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXX XXXXh XXXX XXXXh XXXX XXXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Dh 2E5Eh 2E60h 2E61h 2E62h 2E63h 2E63h 2E64h 2E63h 2E64h 2E65h 2E66h 2E67h 2E68h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXX XXXXh XXXX XXXXh XXXX XXXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Ch 2E5Ch 2E5Eh 2E60h 2E61h 2E62h 2E63h 2E63h 2E64h 2E63h 2E64h 2E65h 2E66h 2E67h 2E68h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXX XXXXh XXXX XXXXh XXXX XXXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Ch 2E5Eh 2E5Eh 2E60h 2E61h 2E62h 2E63h 2E64h 2E63h 2E64h 2E65h 2E64h 2E65h 2E66h 2E67h 2E68h 2E69h 2E69h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXX XXXXh XXXX XXXXh XXXX XXXXXh
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Ch 2E5Ch 2E5Eh 2E60h 2E61h 2E62h 2E63h 2E63h 2E64h 2E63h 2E64h 2E65h 2E66h 2E67h 2E68h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXXXh XXXXXXX XXXXXXX XXXXXXX
2E53h 2E54h 2E55h 2E55h 2E56h 2E57h 2E58h 2E59h 2E5Ah 2E5Bh 2E5Ch 2E5Ch 2E5Ch 2E61h 2E62h 2E61h 2E62h 2E63h 2E64h 2E65h 2E66h 2E67h 2E68h 2E68h 2E69h 2E69h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length CAN0 Mailbox6 : Data field	COMB6	XXXX XXXX XXXX XXXXh XXXXh XXXX XXXXh XXXX XXXXXh XXXX XXXXXXXX
2E53h 2E54h 2E55h 2E56h 2E57h 2E58h 2E59h 2E58h 2E5Ch 2E5Ch 2E5Eh 2E5Eh 2E60h 2E61h 2E62h 2E63h 2E64h 2E63h 2E64h 2E65h 2E64h 2E65h 2E66h 2E67h 2E68h 2E69h 2E69h	CAN0 Mailbox5 : Time stamp CAN0 Mailbox6 : Message ID CAN0 Mailbox6 : Data length	C0MB6	XXXX XXXX XXXX XXXXh XXXXXh XXXXXXX XXXXXXX XXXXXXX

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.14 SFR Information (14) ⁽¹⁾

Address	Register	Symbol	After reset
2E70h	CAN0 Mailbox7 : Message ID	C0MB7	XXXX XXXXh
2E71h	_		
2E72h			
	_		
2E73h			
2E74h			
2E75h	CAN0 Mailbox7 : Data length		XXh
2E76h	CAN0 Mailbox7 : Data field		XXXX XXXX
2E77h			XXXX XXXXh
2E78h	-		^^^
	_		
2E79h			
2E7Ah			
2E7Bh			
2E7Ch			
2E7Dh			
2E7Eh	CAN0 Mailbox7 : Time stamp		XXXXh
	CANO Malibox7 . Time stamp		^^^
2E7Fh			
2E80h	CAN0 Mailbox8 : Message ID	C0MB8	XXXX XXXXh
2E81h			
2E82h	7		
2E83h	†		
	+		
2E84h			200
2E85h	CAN0 Mailbox8 : Data length		XXh
2E86h	CAN0 Mailbox8 : Data field		XXXX XXXX
2E87h			XXXX XXXXh
2E88h	1		7000700001
2E89h	+		
	4		
2E8Ah	4		
2E8Bh			
2E8Ch			
2E8Dh	7		
2E8Eh	CAN0 Mailbox8 : Time stamp		XXXXh
2E8Fh	- Orato Maliboro . Time Stamp		AAAAII
			100000000
2E90h	CAN0 Mailbox9 : Message ID	C0MB9	XXXX XXXXh
2E91h			
2E92h			
2E93h	†		
	+		
2E94h	LOANIO MARTINE OF BUILDING III)(A)
2E95h	CAN0 Mailbox9 : Data length		XXh
2E96h	CAN0 Mailbox9 : Data field		XXXX XXXX
2E97h			XXXX XXXXh
2E98h	7		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
2E99h	+		
	4		
2E9Ah	4		
2E9Bh			
2E9Ch			
2E9Dh			
2E9Eh	CAN0 Mailbox9 : Time stamp		XXXXh
2E9Fh	- Control Maliboxo . Tillio Starrip		700011
259511	LOANIO MARIILI AO MARIANTI ID	20145.40	1000/1000
2EA0h	CAN0 Mailbox10 : Message ID	C0MB10	XXXX XXXXh
2EA1h			
2EA2h			
2EA3h	1		
2EA4h	+		
	CANO Maille and O . Data lawath		VVI
2EA5h	CAN0 Mailbox10 : Data length		XXh
2EA6h	CAN0 Mailbox10 : Data field		XXXX XXXX
2EA7h			XXXX XXXXh
2EA8h	1		7000700001
2EA9h	+		
	4		
2EAAh	_		
2EABh			
2EACh			
2EADh	†		
2EAEh	CAN0 Mailbox10 : Time stamp		XXXXh
	CANO MAIDOX TO . TITTLE STATTIP		^^^1
2EAFh			
V . Hadafiaa			

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.15 SFR Information (15) ⁽¹⁾

Address	Register	Symbol	After reset
2EB0h	CAN0 Mailbox11 : Message ID	C0MB11	XXXX XXXXh
2EB1h			
2EB2h			
2EB3h			
2EB4h			
2EB5h	CAN0 Mailbox11 : Data length		XXh
2EB6h	CAN0 Mailbox11 : Data field		XXXX XXXX
2EB7h			XXXX XXXXh
2EB8h	+		^^^^
2EB9h			
2EBAh			
2EBBh			
2EBCh			
2EBDh			
2EBEh	CAN0 Mailbox11 : Time stamp		XXXXh
	CANO Malibox 11 . Time stamp		^^^1
2EBFh			
2EC0h	CAN0 Mailbox12 : Message ID	C0MB12	XXXX XXXXh
2EC1h			
2EC2h	1		
2EC3h	1		
2EC4h			200
2EC5h	CAN0 Mailbox12 : Data length		XXh
2EC6h	CAN0 Mailbox12 : Data field		XXXX XXXX
2EC7h	1		XXXX XXXXh
2EC8h	1		7000(70000)
2EC9h	-		
	4		
2ECAh			
2ECBh			
2ECCh			
2ECDh	1		
2ECEh	CAN0 Mailbox12 : Time stamp		XXXXh
2ECFh	O W W W W W W W W W W W W W W W W W W W		***************************************
	CANIO M. III. 40 M. M. L. ID	0011010	100000000
2ED0h	CAN0 Mailbox13 : Message ID	C0MB13	XXXX XXXXh
2ED1h			
2ED2h	1		
2ED3h	1		
2ED4h			
	CANO Mailleaudo y Data langele		VVI
2ED5h	CAN0 Mailbox13 : Data length CAN0 Mailbox13 : Data field		XXh
2ED6h	CAN0 Mailbox13 : Data field		XXXX XXXX
2ED7h			XXXX XXXXh
2ED8h	1		70001700011
2ED9h	1		
	-		
2EDAh	4		
2EDBh			
2EDCh			
2EDDh			
2EDEh	CAN0 Mailbox13 : Time stamp		XXXXh
2EDFh	- 0.440 Malibox 10 . Tillic Startip		700001
	CANIOM 'II. 44 Marris ID	20117	2000/2000
2EE0h	CAN0 Mailbox14 : Message ID	C0MB14	XXXX XXXXh
2EE1h			
2EE2h			
2EE3h	1		
2EE4h			
	CANO Mailhay 14 - Data langth		VVb
2EE5h	CANO Mailbox14 : Data length		XXh
2EE6h	CAN0 Mailbox14 : Data field		XXXX XXXX
2EE7h			XXXX XXXXh
2EE8h	1		70001700011
2EE9h	-		
	4		
2EEAh			
2EEBh			
2EECh	1		
2EEDh	1		
2EEEh	CAN0 Mailbox14 : Time stamp		XXXXh
	Oraro manbox 17. Time stamp		***************************************
2EEFh			
V 11.1.6			

X : Undefined
NOTES:

1. The blank areas are reserved and cannot be accessed by users.