



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.85V ~ 3.8V
Data Converters	A/D 4x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32tg210f8-qfn32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 System Summary

2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32TG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32TG210 devices. For a complete feature set and indepth information on the modules, the reader is referred to the *EFM32TG Reference Manual*.

A block diagram of the EFM32TG210 is shown in Figure 2.1 (p. 3) .



Figure 2.1. Block Diagram

2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep is included as well. The EFM32 implementation of the Cortex-M3 is described in detail in *EFM32 Cortex-M3 Reference Manual*.

2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface . In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32TG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is

divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 μ DMA controller licensed from ARM.

2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32TG.

2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32TG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32TG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

2.1.10 Inter-Integrated Circuit Interface (I2C)

The I²C module provides an interface between the MCU and a serial I²C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I²C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

2.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Autobaud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output.

2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

2.1.16 Low Energy Timer (LETIMER)

The unique LETIMERTM, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

2.1.17 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

2.1.18 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.19 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.20 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 4 external pins and 6 internal signals.

2.1.21 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has one single ended output buffer connected to channel 0. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

2.1.22 Operational Amplifier (OPAMP)

The EFM32TG210 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

2.1.23 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSETM), is a highly configurable sensor interface with support for up to 5 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

2.1.24 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

2.1.25 General Purpose Input/Output (GPIO)

In the EFM32TG210, there are 24 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 14 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.



Figure 2.2. EFM32TG210 Memory Map with largest RAM and Flash sizes



3.4 Current Consumption

Table 3.3. Current Consumption

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		32 MHz HFXO, all peripheral clocks disabled, V_{DD} = 3.0 V		157		μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		150	170	μΑ/ MHz
	EM0 current. No prescaling. Running	21 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		153	172	μΑ/ MHz
I _{EMO}	prime number cal- culation code from Flash. (Production	14 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		155	175	μΑ/ MHz
	test condition = 14 MHz)	11 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		157	178	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		162	183	μΑ/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		200	240	μΑ/ MHz
		32 MHz HFXO, all peripheral clocks disabled, V_{DD} = 3.0 V		53		μΑ/ MHz
	EM1 current (Pro- duction test condi- tion = 14 MHz)	28 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		51	57	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		55	59	μΑ/ MHz
I _{EM1}		14 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		56	61	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		58	63	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V_{DD} = 3.0 V		63	68	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V_{DD} = 3.0 V		100	122	μΑ/ MHz
1	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V_{DD} = 3.0 V, T_{AMB} =25°C		1.0	1.2	μΑ
I _{EM2}	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V_{DD} = 3.0 V, T_{AMB} =85°C		2.4	5.0	μΑ
	EM3 current	V _{DD} = 3.0 V, T _{AMB} =25°C		0.59	1.0	μA
'EM3	EM3 current	V _{DD} = 3.0 V, T _{AMB} =85°C		2.0	4.5	μA
	FM4 current	V _{DD} = 3.0 V, T _{AMB} =25°C		0.02	0.055	μA
'EM4		V _{DD} = 3.0 V, T _{AMB} =85°C		0.25	0.70	μA



Figure 3.6. Typical Low-Level Output Current, 3V Supply Voltage



GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = STANDARD





GPIO_Px_CTRL DRIVEMODE = HIGH



Figure 3.7. Typical High-Level Output Current, 3V Supply Voltage



GPIO_Px_CTRL DRIVEMODE = STANDARD



3.9 Oscillators

3.9.1 LFXO

Table 3.8. LFXO

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f _{LFXO}	Supported nominal crystal frequency			32.768		kHz
ESR _{LFXO}	Supported crystal equivalent series re- sistance (ESR)			30	120	kOhm
C _{LFXOL}	Supported crystal external load range		X ¹		25	pF
I _{LFXO}	Current consump- tion for core and buffer after startup.	ESR=30 kOhm, C _L =10 pF, LFXOBOOST in CMU_CTRL is 1		190		nA
t _{LFXO}	Start- up time.	ESR=30 kOhm, C _L =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1		400		ms

¹See Minimum Load Capacitance (C_{LFXOL}) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio

For safe startup of a given crystal, the energyAware Designer in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

3.9.2 HFXO

Table 3.9. HFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{HFXO}	Supported nominal crystal Frequency		4			MHz
	Supported crystal	Crystal frequency 32 MHz		30	60	Ohm
ESR _{HFXO}	sistance (ESR)	Crystal frequency 4 MHz		400	1500	Ohm
9 _{mHFXO}	The transconduc- tance of the HFXO input transistor at crystal startup	HFXOBOOST in CMU_CTRL equals 0b11	20			mS
C _{HFXOL}	Supported crystal external load range		5		25	pF
	Current consump-	4 MHz: ESR=400 Ohm, C _L =20 pF, HFXOBOOST in CMU_CTRL equals 0b11		85		μA
HFX0	startup	32 MHz: ESR=30 Ohm, C _L =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		165		μA
t _{HFXO}	Startup time	32 MHz: ESR=30 Ohm, C _L =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		400		μs

Figure 3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature





3.9.5 AUXHFRCO

Table 3.12. AUXHFRCO

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		28 MHz frequency band	27.16	28.0	28.84	MHz
		21 MHz frequency band	20.37	21.0	21.63	MHz
f	Oscillation frequen-	14 MHz frequency band	13.58	14.0	14.42	MHz
IAUXHFRCO	Cy, ν _{DD} = 3.0 ν, T _{AMB} =25°C	11 MHz frequency band	10.67	11.0	11.33	MHz
		7 MHz frequency band	6.40 ¹	6.60 ¹	6.80 ¹	MHz
		1 MHz frequency band	1.16 ²	1.20 ²	1.24 ²	MHz
t _{AUXHFRCO_settlin}	_g Settling time after start-up	f _{AUXHFRCO} = 14 MHz		0.6		Cycles
TUNESTEP _{AU} ; HFRCO	LFrequency step for LSB change in TUNING value			0.3 ³		%

¹For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.

 2 For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.

³The TUNING field in the CMU_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

3.9.6 ULFRCO

Table 3.13. ULFRCO

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
fulfrco	Oscillation frequen- cy	25°C, 3V	0.70		1.75	kHz
TC _{ULFRCO}	Temperature coeffi- cient			0.05		%/°C
VC _{ULFRCO}	Supply voltage co- efficient			-18.2		%/V

3.10 Analog Digital Converter (ADC)

Table 3.14. ADC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Single ended	0		V _{REF}	V
	Input voltage range	Differential	-V _{REF} /2		V _{REF} /2	V
V _{ADCREFIN}	Input range of exter- nal reference volt- age, single ended and differential		1.25		V _{DD}	V
V _{ADCREFIN_CH7}	Input range of ex- ternal negative ref- erence voltage on channel 7	See V _{ADCREFIN}	0		V _{DD} - 1.1	V
VADCREFIN_CH6	Input range of ex- ternal positive ref- erence voltage on channel 6	See V _{ADCREFIN}	V _{DD}	V		
	Common mode in- put range		0		V _{DD}	V
	Input current	2pF sampling capacitors		<100		nA
CMRR _{ADC}	Analog input com- mon mode rejection ratio			65		dB
	Average active cur- rent	1 MSamples/s, 12 bit, external reference		377		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b00		67		μA
I _{ADC}		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b01		68		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b10		71		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b11		244		μA
I _{ADCREF}	Current consump- tion of internal volt- age reference	Internal voltage reference		65		μA
C _{ADCIN}	Input capacitance			2		pF
R _{ADCIN}	Input ON resistance		1			MOhm
R _{ADCFILT}	Input RC filter resis- tance			10		kOhm
CADCFILT	Input RC filter/de- coupling capaci- tance			250		fF



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V_{DD} reference		69		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV _{DD} reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
		1 MSamples/s, 12 bit, single ended, V _{DD} reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
	SIgnal-to-Noise And Distortion-ratio (SINAD)	1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference	54		dB	
		1 MSamples/s, 12 bit, differential, V_{DD} reference		66		dB
SINADura		1 MSamples/s, 12 bit, differen- tial, 2xV _{DD} reference		68		dB
GINADADC		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, V _{DD} reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, V _{DD} reference	62	68		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV _{DD} reference		69		dB
SFDRADC	Spurious-Free Dy- namic Range (SF-	1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		64		dBc
	DR)	1 MSamples/s, 12 bit, single ended, internal 2.5V reference		76		dBc

3.10.1 Typical performance

Figure 3.19. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C





Symbol	Parameter	Condition	Min	Тур	Max	Unit
		OPA0/OPA1 BIASPROG=0xF, HALFBIAS=0x0		16.36		MHz
		OPA0/OPA1 BIASPROG=0x7, HALFBIAS=0x1		0.81		MHz
CDW	Gain Bandwidth	OPA0/OPA1 BIASPROG=0x0, HALFBIAS=0x1		0.11		MHz
GDWOPAMP	Product	OPA2 BIASPROG=0xF, HALFBIAS=0x0		2.11		MHz
		OPA2 BIASPROG=0x7, HALFBIAS=0x1		0.72		MHz
		OPA2 BIASPROG=0x0, HALFBIAS=0x1		0.09		MHz
		BIASPROG=0xF, HALFBIAS=0x0, C _L =75 pF		64		o
PM _{OPAMP}	Phase Margin	BIASPROG=0x7, HALFBIAS=0x1, C _L =75 pF		58		o
		BIASPROG=0x0, HALFBIAS=0x1, C _L =75 pF		58		o
R _{INPUT}	Input Resistance			100		Mohm
R _{LOAD}	Load Resistance	OPA0/OPA1	200			Ohm
		OPA2	2000			Ohm
1	Load Current	OPA0/OPA1			11	mA
'LOAD_DC		OPA2			1.5	mA
V		OPAxHCMDIS=0	V _{SS}		V _{DD}	V
VINPU1	input voltage	OPAxHCMDIS=1	V _{SS}		V _{DD} -1.2	V
V _{OUTPUT}	Output Voltage		V _{SS}		V _{DD}	V
Vereer	Input Offset Voltage	Unity Gain, V _{SS} <v<sub>in<v<sub>DD, OPAxHCMDIS=0</v<sub></v<sub>		6		mV
VOFFSET	input Onset voltage	Unity Gain, V _{SS} <v<sub>in<v<sub>DD-1.2, OPAxHCMDIS=1</v<sub></v<sub>		1		mV
V _{OFFSET_DRIFT}	Input Offset Voltage Drift				0.02	mV/°C
		OPA0/OPA1 BIASPROG=0xF, HALFBIAS=0x0		46.11		V/µs
		OPA0/OPA1 BIASPROG=0x7, HALFBIAS=0x1		1.21		V/µs
SRoows	Slew Rate	OPA0/OPA1 BIASPROG=0x0, HALFBIAS=0x1		0.16		V/µs
UVAMP		OPA2 BIASPROG=0xF, HALFBIAS=0x0		4.43		V/µs
		OPA2 BIASPROG=0x7, HALFBIAS=0x1		1.30		V/µs
		OPA2 BIASPROG=0x0, HALFBIAS=0x1		0.16		V/µs



Symbol	Parameter	Condition	Min	Тур	Max	Unit
PU _{OPAMP}		OPA0/OPA1 BIASPROG=0xF, HALFBIAS=0x0		0.09		μs
		OPA0/OPA1 BIASPROG=0x7, HALFBIAS=0x1		1.52		μs
	Power-up Time	OPA0/OPA1 BIASPROG=0x0, HALFBIAS=0x1		12.74		μs
		OPA2 BIASPROG=0xF, HALFBIAS=0x0		0.09		μs
		OPA2 BIASPROG=0x7, HALFBIAS=0x1		0.13		μs
		OPA2 BIASPROG=0x0, HALFBIAS=0x1		0.17		μs
	Voltage Noise	V _{out} =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>		101		μV _{RMS}
		V _{out} =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>		141		μV _{RMS}
		V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="0</td"><td></td><td>196</td><td></td><td>μV_{RMS}</td></f<1>		196		μV _{RMS}
N _{OPAMP}		V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="1</td"><td></td><td>229</td><td></td><td>μV_{RMS}</td></f<1>		229		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>		1230		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>		2130		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>		1630		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>		2590		μV _{RMS}

Figure 3.24. OPAMP Common Mode Rejection Ratio



Figure 3.25. OPAMP Positive Power Supply Rejection Ratio



Figure 3.26. OPAMP Negative Power Supply Rejection Ratio



Figure 3.27. OPAMP Voltage Noise Spectral Density (Unity Gain) Vout=1V





	QFN32 Pin# and Name				
Pin#	Pin Name	Analog	Timers	Communication	Other
28	IOVDD_5	Digital IO power supply 5.		I	
29	PE10		TIM1_CC0 #1	US0_TX #0	BOOT_TX
30	PE11		TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOT_RX
31	PE12		TIM1_CC2 #1	US0_RX #3 US0_CLK #0 I2C0_SDA #6	CMU_CLK1 #2 LES_ALTEX6 #0
32	PE13			US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5

4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 47). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCA-TION bitfield. In these cases, the pinout is shown in the column corresponding to LOCA-TION 0.

Alternate	LOCATION				N			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13		PD6					Analog comparator ACMP0, digital output.
ACMP1_CH5	PC13							Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14							Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15							Analog comparator ACMP1, channel 7.
ACMP1_O	PF2		PD7					Analog comparator ACMP1, digital output.
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11							Bootloader RX.
BOOT_TX	PE10							Bootloader TX.
CMU_CLK0	PA2		PD7					Clock Management Unit, clock output number 0.
CMU_CLK1	PA1		PE12					Clock Management Unit, clock output number 1.
DAC0_N1 / OPAMP_N1	PD7							Operational Amplifier 1 external negative input.
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.
DAC0_OUT0ALT /	PC0	PC1						Digital to Analog Converter DAC0_OUT0ALT /

Table 4.2. Alternate functionality overview



...the world's most energy friendly microcontrollers

Alternate			L	OCATIC	N						
Functionality	0	1	2	3	4	5	6	Description			
OPAMP_OUT0ALT	Г							OPAMP alternative output for channel 0.			
DAC0_OUT1ALT / OPAMP_OUT1ALT	Γ	PC13	PC14	PC15				Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.			
OPAMP_OUT2	PD5							Operational Amplifier 2 output.			
DAC0_P1 / OPAMP_P1	PD6							Operational Amplifier 1 external positive input.			
OPAMP_P2	PD4							Operational Amplifier 2 external positive input.			
								Debug-interface Serial Wire clock input.			
DBG_SWCLK	PF0	PF0						Note that this function is enabled to pin out of reset, and has a built-in pull down.			
								Debug-interface Serial Wire data input / output.			
DBG_SWDIO	PF1	PF1						Note that this function is enabled to pin out of reset, and has a built-in pull up.			
								Debug-interface Serial Wire viewer Output.			
DBG_SWO	PF2	PC15						Note that this function is not enabled after reset, and must be enabled by software to be used.			
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4			
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4			
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4			
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4			
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.			
HFXTAL_P	PB13							High Frequency Crystal positive pin.			
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.			
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.			
LES_ALTEX0	PD6							LESENSE alternate exite output 0.			
LES_ALTEX1	PD7							LESENSE alternate exite output 1.			
LES_ALTEX5	PE11							LESENSE alternate exite output 5.			
LES_ALTEX6	PE12							LESENSE alternate exite output 6.			
LES_ALTEX7	PE13							LESENSE alternate exite output 7.			
LES_CH0	PC0							LESENSE channel 0.			
LES_CH1	PC1							LESENSE channel 1.			
LES_CH13	PC13							LESENSE channel 13.			
LES_CH14	PC14							LESENSE channel 14.			
LES_CH15	PC15							LESENSE channel 15.			
LETIM0_OUT0	PD6	PB11	PF0					Low Energy Timer LETIM0, output channel 0.			
LETIM0_OUT1	PD7		PF1					Low Energy Timer LETIM0, output channel 1.			
LEU0_RX	PD5	PB14		PF1	PA0			LEUART0 Receive input.			
LEU0_TX	PD4	PB13		PF0	PF2			LEUART0 Transmit output. Also used as receive input in half duplex communication.			
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.			
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.			
PCNT0_S0IN	PC13		PC0	PD6				Pulse Counter PCNT0 input number 0.			
PCNT0_S1IN	PC14		PC1	PD7				Pulse Counter PCNT0 input number 1.			
PRS_CH0	PA0							Peripheral Reflex System PRS, channel 0.			

Alternate			L	OCATIO.	N			
Functionality	0	1	2	3	4	5	6	Description
PRS_CH1	PA1							Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0							Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1							Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1			PC0	PF1		Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2			PC1	PF2		Timer 0 Capture Compare input / output channel 2.
TIM1_CC0	PC13	PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11	PC13			Timer 1 Capture Compare input / output channel 2.
US0_CLK	PE12			PC15	PB13	PB13		USART0 clock input / output.
US0_CS	PE13			PC14	PB14	PB14		USART0 chip select input / output.
	DE11			PE12	PB8	PC1		USART0 Asynchronous Receive.
030_KA	FEII							USART0 Synchronous mode Master Input / Slave Output (MISO).
	DE10			DE12	DR7	PC0		USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
000_1X	FLIU			FLIJ	F D/	FCU		USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0					USART1 clock input / output.
US1_CS	PB8		PF1					USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1		PD6					USART1 Synchronous mode Master Input / Slave Output (MISO).
			PD7					USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
US1_TX	PC0							USART1 Synchronous mode Master Output / Slave Input (MOSI).

4.3 GPIO Pinout Overview

The specific GPIO pins available in *EFM32TG210* is shown in Table 4.3 (p. 49). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table	4.3.	GPIO	Pinout	

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	PC13	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	PD4	-	-	-	-
Port E	-	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

4.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32TG210 is shown in Figure 4.2 (p. 50).

List of Tables

1.1. Ordering Information	2
2.1. Configuration Summary	7
3.1. Absolute Maximum Ratings	. 9
3.2. General Operating Conditions	. 9
3.3. Current Consumption	10
3.4. Energy Modes Transitions	12
3.5. Power Management	12
3.6. Flash	13
3.7. GPIO	13
3.8. LFXO	21
3.9. HFXO	21
3.10. LFRCO	22
3.11. HFRCO	22
3.12. AUXHFRCO	25
3.13. ULFRCO	25
3.14. ADC	26
3.15. DAC	34
3.16. OPAMP	35
3.17. ACMP	40
3.18. VCMP	42
3.19. I2C Standard-mode (Sm)	42
3.20. I2C Fast-mode (Fm)	43
3.21. I2C Fast-mode Plus (Fm+)	43
3.22. Digital Peripherals	43
4.1. Device Pinout	45
4.2. Alternate functionality overview	47
4.3. GPIO Pinout	49
4.4. QFN32 (Dimensions in mm)	51
5.1. QFN32 PCB Land Pattern Dimensions (Dimensions in mm)	52
5.2. QFN32 PCB Solder Mask Dimensions (Dimensions in mm)	53
5.3. QFN32 PCB Stencil Design Dimensions (Dimensions in mm)	54