# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Product Status	Active
Туре	Fixed Point
Interface	Host Interface, Serial Port
Clock Rate	80MHz
Non-Volatile Memory	External
On-Chip RAM	80kB
Voltage - I/O	1.8V, 2.5V, 3.3V
Voltage - Core	1.90V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-2185nbstz-320

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 3. Interrupt Priori	ty and Interrupt	Vector Addresses
---------------------------	------------------	------------------

Source Of Interrupt	Interrupt Vector Address (Hex)
Reset (or Power-Up with PUCR = 1)	0x0000 (Highest Priority)
Power-Down (Nonmaskable)	0x002C
IRQ2	0x0004
IRQL1	0x0008
IRQL0	0x000C
SPORT0 Transmit	0x0010
SPORT0 Receive	0x0014
IRQE	0x0018
BDMA Interrupt	0x001C
SPORT1 Transmit or IRQ1	0x0020
SPORT1 Receive or IRQ0	0x0024
Timer	0x0028 (Lowest Priority)

Interrupt routines can either be nested with higher priority interrupts taking precedence or processed sequentially. Interrupts can be masked or unmasked with the IMASK register. Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected. The power-down interrupt is nonmaskable.

ADSP-218xN series members mask all interrupts for one instruction cycle following the execution of an instruction that modifies the IMASK register. This does not affect serial port autobuffering or DMA transfers.

The interrupt control register, ICNTL, controls interrupt nesting and defines the IRQ0, IRQ1, and IRQ2 external interrupts to be either edge- or level-sensitive. The IRQE pin is an external edge-sensitive interrupt and can be forced and cleared. The IRQL0 and IRQL1 pins are external level sensitive interrupts.

The IFC register is a write-only register used to force and clear interrupts. On-chip stacks preserve the processor status and are automatically maintained during interrupt handling. The stacks are 12 levels deep to allow interrupt, loop, and subroutine nesting. The following instructions allow global enable or disable servicing of the interrupts (including power-down), regardless of the state of IMASK:

ENA INTS;

DIS INTS;

Disabling the interrupts does not affect serial port autobuffering or DMA. When the processor is reset, interrupt servicing is enabled.

#### LOW-POWER OPERATION

ADSP-218xN series members have three low-power modes that significantly reduce the power dissipation when the device operates under standby conditions. These modes are:

- Power-Down
- Idle
- Slow Idle

The CLKOUT pin may also be disabled to reduce external power dissipation.

#### Power-Down

ADSP-218xN series members have a low-power feature that lets the processor enter a very low-power dormant state through hardware or software control. Following is a brief list of powerdown features. Refer to the *ADSP-218x DSP Hardware Reference*, "System Interface" chapter, for detailed information about the power-down feature.

- Quick recovery from power-down. The processor begins executing instructions in as few as 200 CLKIN cycles.
- Support for an externally generated TTL or CMOS processor clock. The external clock can continue running during power-down without affecting the lowest power rating and 200 CLKIN cycle recovery.
- Support for crystal operation includes disabling the oscillator to save power (the processor automatically waits approximately 4096 CLKIN cycles for the crystal oscillator to start or stabilize), and letting the oscillator run to allow 200 CLKIN cycle start-up.
- Power-down is initiated by either the power-down pin (PWD) or the software power-down force bit. Interrupt support allows an unlimited number of instructions to be executed before optionally powering down. The power-down interrupt also can be used as a nonmaskable, edge-sensitive interrupt.
- Context clear/save control allows the processor to continue where it left off or start with a clean context when leaving the power-down state.
- The RESET pin also can be used to terminate power-down.
- Power-down acknowledge pin (PWDACK) indicates when the processor has entered power-down.

#### Idle

When the ADSP-218xN is in the Idle Mode, the processor waits indefinitely in a low-power state until an interrupt occurs. When an unmasked interrupt occurs, it is serviced; execution then continues with the instruction following the IDLE instruction. In Idle mode IDMA, BDMA, and autobuffer cycle steals still occur.

#### Slow Idle

The IDLE instruction is enhanced on ADSP-218xN series members to let the processor's internal clock signal be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction.

The format of the instruction is:

IDLE (n);

where n = 16, 32, 64, or 128. This instruction keeps the processor fully functional, but operating at the slower clock rate. While it is in this state, the processor's other internal clock signals,

such as SCLK, CLKOUT, and timer clock, are reduced by the same ratio. The default form of the instruction, when no clock divisor is given, is the standard IDLE instruction.

When the IDLE (n) instruction is used, it effectively slows down the processor's internal clock and thus its response time to incoming interrupts. The one-cycle response time of the standard idle state is increased by n, the clock divisor. When an enabled interrupt is received, ADSP-218xN series members remain in the idle state for up to a maximum of n processor cycles (n = 16, 32, 64, or 128) before resuming normal operation.

When the IDLE (n) instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor's reduced internal clock rate. Under these conditions, interrupts must not be generated at a

faster rate than can be serviced, due to the additional time the processor takes to come out of the idle state (a maximum of n processor cycles).

#### SYSTEM INTERFACE

Figure 2 shows typical basic system configurations with the ADSP-218xN series, two serial devices, a byte-wide EPROM, and optional external program and data overlay memories (mode-selectable). Programmable wait state generation allows the processor to connect easily to slow peripheral devices. ADSP-218xN series members also provide four external interrupts and two serial ports or six external interrupts and one serial port. Host Memory Mode allows access to the full external data bus, but limits addressing to a single address bit (A0). Through the use of external hardware, additional system peripherals can be added in this mode to generate and latch address signals.



Figure 2. Basic System Interface

#### **Clock Signals**

ADSP-218xN series members can be clocked by either a crystal or a TTL-compatible clock signal.

The CLKIN input cannot be halted, changed during operation, nor operated below the specified frequency during normal operation. The only exception is while the processor is in the powerdown state. For additional information, refer to the *ADSP-218x DSP Hardware Reference*, for detailed information on this power-down feature.

If an external clock is used, it should be a TTL-compatible signal running at half the instruction rate. The signal is connected to the processor's CLKIN input. When an external clock is used, the XTAL pin must be left unconnected.

ADSP-218xN series members use an input clock with a frequency equal to half the instruction rate; a 40 MHz input clock yields a 12.5 ns processor cycle (which is equivalent to 80 MHz). Normally, instructions are executed in a single processor cycle. All device timing is relative to the internal instruction clock rate, which is indicated by the CLKOUT signal when enabled.

Because ADSP-218xN series members include an on-chip oscillator circuit, an external crystal may be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 3. Capacitor values are dependent on crystal type and should be specified by the crystal manufacturer. A parallel-resonant, fundamental frequency, microprocessor-grade crystal should be used. To provide an adequate feedback path around the internal amplifier circuit, place a resistor in parallel with the circuit, as shown in Figure 3.

A clock output (CLKOUT) signal is generated by the processor at the processor's cycle rate. This can be enabled and disabled by the CLKODIS bit in the SPORT0 Autobuffer Control Register.



Figure 3. External Crystal Connections

#### RESET

The RESET signal initiates a master reset of the ADSP-218xN. The RESET signal must be asserted during the power-up sequence to assure proper initialization. RESET during initial power-up must be held long enough to allow the internal clock to stabilize. If RESET is activated any time after power-up, the clock continues to run and does not require stabilization time.

The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid  $V_{\rm DD}$  is applied to the processor, and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of

2000 CLKIN cycles ensures that the PLL has locked, but does not include the crystal oscillator start-up time. During this power-up sequence the  $\overline{\text{RESET}}$  signal should be held low. On any subsequent resets, the  $\overline{\text{RESET}}$  signal must meet the minimum pulse-width specification ( $t_{RSP}$ ).

The  $\overline{\text{RESET}}$  input contains some hysteresis; however, if an RC circuit is used to generate the  $\overline{\text{RESET}}$  signal, the use of an external Schmitt trigger is recommended.

The master reset sets all internal stack pointers to the empty stack condition, masks all interrupts, and clears the MSTAT register. When  $\overline{\text{RESET}}$  is released, if there is no pending bus request and the chip is configured for booting, the boot-loading sequence is performed. The first instruction is fetched from on-chip program memory location 0x0000 once boot loading completes.

#### **POWER SUPPLIES**

ADSP-218xN series members have separate power supply connections for the internal ( $V_{DDINT}$ ) and external ( $V_{DDEXT}$ ) power supplies. The internal supply must meet the 1.8 V requirement. The external supply can be connected to a 1.8 V, 2.5 V, or 3.3 V supply. All external supply pins must be connected to the same supply. All input and I/O pins can tolerate input voltages up to 3.6 V, regardless of the external supply voltage. This feature provides maximum flexibility in mixing 1.8 V, 2.5 V, or 3.3 V components.

#### MEMORY ARCHITECTURE

The ADSP-218xN series provides a variety of memory and peripheral interface options. The key functional groups are Program Memory, Data Memory, Byte Memory, and I/O. Refer to Figure 4 through Figure 9, Table 4 on Page 11, and Table 5 on Page 11 for PM and DM memory allocations in the ADSP-218xN series.



Figure 4. ADSP-2184 Memory Architecture



Figure 5. ADSP-2185 Memory Architecture



Figure 6. ADSP-2186 Memory Architecture

IOWAIT0-3 as shown in Figure 10, which in combination with the wait state mode bit, specify up to 15 wait states to be automatically generated for each of four regions. The wait states act on address ranges, as shown in Table 6.

**Note:** In Full Memory Mode, all 2048 locations of I/O space are directly addressable. In Host Memory Mode, only address pin A0 is available; therefore, additional logic is required externally to achieve complete addressability of the 2048 I/O space locations.

#### Table 6. Wait States

Address Range	Wait State Register
0x000-0x1FF	IOWAIT0 and Wait State Mode Select Bit
0x200-0x3FF	IOWAIT1 and Wait State Mode Select Bit
0x400-0x5FF	IOWAIT2 and Wait State Mode Select Bit
0x600-0x7FF	IOWAIT3 and Wait State Mode Select Bit



1 = 2N + 1 MODE (PWAIT, DWAIT, IOWAIT0-3 = 2N + 1 WAIT STATES, RANGING FROM 0 TO 15)

Figure 10. Wait State Control Register

#### **Composite Memory Select**

ADSP-218xN series members have a programmable memory select signal that is useful for generating memory select signals for memories mapped to more than one space. The CMS signal is generated to have the same timing as each of the individual memory select signals (PMS, DMS, BMS, IOMS) but can combine their functionality. Each bit in the CMSSEL register, when set, causes the CMS signal to be asserted when the selected memory select is asserted. For example, to use a 32K word memory to act as both program and data memory, set the PMS and DMS bits in the CMSSEL register and use the CMS pin to drive the chip select of the memory, and use either DMS or PMS as the additional address bit.

The  $\overline{\text{CMS}}$  pin functions like the other memory select signals with the same timing and bus request logic. A 1 in the enable bit causes the assertion of the  $\overline{\text{CMS}}$  signal at the same time as the selected memory select signal. All enable bits default to 1 at reset, except the  $\overline{\text{BMS}}$  bit.

See Figure 11 and Figure 12 for illustration of the programmable flag and composite control register and the system control register.

#### **Byte Memory Select**

The ADSP-218xN's  $\overline{\text{BMS}}$  disable feature combined with the  $\overline{\text{CMS}}$  pin allows use of multiple memories in the byte memory space. For example, an EPROM could be attached to the  $\overline{\text{BMS}}$ 



Figure 11. Programmable Flag and Composite Control Register

							SY	ST	ΈN	I C	ON	ITF	10	L						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	1	DN	/(0x3	FFF)	)
F SP 0 = 1 =	SE SE OR DI		VED 0 0 ENA BLE LE	BL	E		RE	SER	VEI	D,A TO DIS	LW/ 0	AYS	BM	PW PR WA		RAN	, M MI	EMOI S	٩Y	
SPORT1 ENABLE 0 = DISABLE 1 = ENABLE				E				1 =	DIS	SAB	LE	BM	S							
8 ( 1	SPORT1 CO <u>NFIGURE</u> 0 = FI, FO, IRQ0, IRQ1, SCLK 1 = SPORT1																			
N	от	E: R S	ESE			BIT WA	S A	RE	SH WR	ow ITT	N O EN	N A WIT	GI H Z	RAY ZER	FIE OS.	LD	. тн	IESE	BIT	3

Figure 12. System Control Register

select, and a flash memory could be connected to  $\overline{\text{CMS}}$ . Because at reset  $\overline{\text{BMS}}$  is enabled, the EPROM would be used for booting. After booting, software could disable  $\overline{\text{BMS}}$  and set the  $\overline{\text{CMS}}$  signal to respond to  $\overline{\text{BMS}}$ , enabling the flash memory.

#### **Byte Memory**

The byte memory space is a bidirectional, 8-bit-wide, external memory space used to store programs and data. Byte memory is accessed using the BDMA feature. The byte memory space consists of 256 pages, each of which is  $16K \times 8$  bits.

The byte memory space on the ADSP-218xN series supports read and write operations as well as four different data formats. The byte memory uses data bits 15-8 for data. The byte memory uses data bits 23-16 and address bits 13-0 to create a 22-bit address. This allows up to a 4 megabit × 8 (32 megabit) ROM or RAM to be used without glue logic. All byte memory accesses are timed by the BMWAIT register and the wait state mode bit.

#### Byte Memory DMA (BDMA, Full Memory Mode)

The byte memory DMA controller (Figure 13) allows loading and storing of program instructions and data using the byte memory space. The BDMA circuit is able to access the byte memory space while the processor is operating normally and steals only one DSP cycle per 8-, 16-, or 24-bit word transferred.



Figure 13. BDMA Control Register

The BDMA circuit supports four different data formats that are selected by the BTYPE register field. The appropriate number of 8-bit accesses are done from the byte memory space to build the word size selected. Table 7 shows the data formats supported by the BDMA circuit.

 Table 7. Data Formats

BTYPE	Internal Memory Space	Word Size	Alignment
00	Program Memory	24	Full Word
01	Data Memory	16	Full Word
10	Data Memory	8	MSBs
11	Data Memory	8	LSBs

Unused bits in the 8-bit data memory formats are filled with 0s. The BIAD register field is used to specify the starting address for the on-chip memory involved with the transfer. The 14-bit BEAD register specifies the starting address for the external byte memory space. The 8-bit BMPAGE register specifies the starting page for the external byte memory space. The BDIR register field selects the direction of the transfer. Finally, the 14-bit BWCOUNT register specifies the number of DSP words to transfer and initiates the BDMA circuit transfers.

BDMA accesses can cross page boundaries during sequential addressing. A BDMA interrupt is generated on the completion of the number of transfers specified by the BWCOUNT register.

The BWCOUNT register is updated after each transfer so it can be used to check the status of the transfers. When it reaches zero, the transfers have finished and a BDMA interrupt is generated. The BMPAGE and BEAD registers must not be accessed by the DSP during BDMA operations.

The source or destination of a BDMA transfer will always be onchip program or data memory.

When the BWCOUNT register is written with a nonzero value the BDMA circuit starts executing byte memory accesses with wait states set by BMWAIT. These accesses continue until the count reaches zero. When enough accesses have occurred to create a destination word, it is transferred to or from on-chip memory. The transfer takes one DSP cycle. DSP accesses to external memory have priority over BDMA byte memory accesses. The BDMA Context Reset bit (BCR) controls whether the processor is held off while the BDMA accesses are occurring. Setting the BCR bit to 0 allows the processor to continue operations. Setting the BCR bit to 1 causes the processor to stop execution while the BDMA accesses are occurring, to clear the context of the processor, and start execution at address 0 when the BDMA accesses have completed.

The BDMA overlay bits specify the OVLAY memory blocks to be accessed for internal memory. Set these bits as indicated in Figure 13.

**Note**: BDMA cannot access external overlay memory regions 1 and 2.

The BMWAIT field, which has four bits on ADSP-218xN series members, allows selection up to 15 wait states for BDMA transfers.

#### Internal Memory DMA Port (IDMA Port; Host Memory Mode)

The IDMA Port provides an efficient means of communication between a host system and ADSP-218xN series members. The port is used to access the on-chip program memory and data memory of the DSP with only one DSP cycle per word overhead. The IDMA port cannot, however, be used to write to the DSP's memory-mapped control registers. A typical IDMA transfer process is shown as follows:

- 1. Host starts IDMA transfer.
- 2. Host checks IACK control line to see if the DSP is busy.
- 3. Host uses  $\overline{IS}$  and IAL control lines to latch either the DMA starting address (IDMAA) or the PM/DM OVLAY selection into the DSP's IDMA control registers. If Bit 15 = 1, the values of Bits 7–0 represent the IDMA overlay; Bits 14–8 must be set to 0. If Bit 15 = 0, the value of Bits 13–0 represent the starting address of internal memory to be accessed and Bit 14 reflects PM or DM for access. Set IDDMOVLAY and IDPMOVLAY bits in the IDMA overlay register as indicted in Table 8.
- 4. Host uses IS and IRD (or IWR) to read (or write) DSP internal memory (PM or DM).
- 5. Host checks IACK line to see if the DSP has completed the previous IDMA operation.
- 6. Host ends IDMA transfer.

#### Table 8. IDMA/BDMA Overlay Bits

Processor	IDMA/BDMA PMOVLAY	IDMA/BDMA DMOVLAY
ADSP-2184N	0	0
ADSP-2185N	0	0
ADSP-2186N	0	0
ADSP-2187N	0, 4, 5	0, 4, 5
ADSP-2188N	0, 4, 5, 6, 7	0, 4, 5, 6, 7, 8
ADSP-2189N	0, 4, 5	0, 4, 5, 6, 7

The IDMA port has a 16-bit multiplexed address and data bus and supports 24-bit program memory. The IDMA port is completely asynchronous and can be written while the ADSP-218xN is operating at full speed.

The DSP memory address is latched and then automatically incremented after each IDMA transaction. An external device can therefore access a block of sequentially addressed memory by specifying only the starting address of the block. This increases throughput as the address does not have to be sent for each memory access.

IDMA port access occurs in two phases. The first is the IDMA Address Latch cycle. When the acknowledge is asserted, a 14-bit address and 1-bit destination type can be driven onto the bus by an external device. The address specifies an on-chip memory location, the destination type specifies whether it is a DM or PM access. The falling edge of the IDMA address latch signal (IAL) or the missing edge of the IDMA select signal ( $\overline{\rm IS}$ ) latches this value into the IDMAA register.

Once the address is stored, data can be read from, or written to, the ADSP-218xN's on-chip memory. Asserting the select line ( $\overline{\text{IS}}$ ) and the appropriate read or write line ( $\overline{\text{IRD}}$  and  $\overline{\text{IWR}}$ respectively) signals the ADSP-218xN that a particular transaction is required. In either case, there is a one-processor-cycle delay for synchronization. The memory access consumes one additional processor cycle.

Once an access has occurred, the latched address is automatically incremented, and another access can occur.

Through the IDMAA register, the DSP can also specify the starting address and data format for DMA operation. Asserting the IDMA port select (IS) and address latch enable (IAL) directs the ADSP-218xN to write the address onto the IAD14–0 bus into the IDMA Control Register (Figure 14). If Bit 15 is set to 0, IDMA latches the address. If Bit 15 is set to 1, IDMA latches into the OVLAY register. This register, also shown in Figure 14, is memory-mapped at address DM (0x3FE0). Note that the latched address (IDMAA) cannot be read back by the host.

When Bit 14 in 0x3FE7 is set to zero, short reads use the timing shown in Figure 36 on Page 38. When Bit 14 in 0x3FE7 is set to 1, timing in Figure 37 on Page 39 applies for short reads in short read only mode. Set IDDMOVLAY and IDPMOVLAY bits in the IDMA overlay register as indicated in Table 8. Refer to the *ADSP-218x DSP Hardware Reference* for additional details.

**Note:** In full memory mode all locations of 4M-byte memory space are directly addressable. In host memory mode, only address pin A0 is available, requiring additional external logic to provide address information for the byte.

#### Bootstrap Loading (Booting)

ADSP-218xN series members have two mechanisms to allow automatic loading of the internal program memory after reset. The method for booting is controlled by the Mode A, B, and C configuration bits.

When the mode pins specify BDMA booting, the ADSP-218xN initiates a BDMA boot sequence when reset is released.



Figure 14. IDMA OVLAY/Control Registers

The BDMA interface is set up during reset to the following defaults when BDMA booting is specified: the BDIR, BMPAGE, BIAD, and BEAD registers are set to 0, the BTYPE register is set to 0 to specify program memory 24-bit words, and the BWCOUNT register is set to 32. This causes 32 words of on-chip program memory to be loaded from byte memory. These 32 words are used to set up the BDMA to load in the remaining program code. The BCR bit is also set to 1, which causes program execution to be held off until all 32 words are loaded into on-chip program memory. Execution then begins at address 0.

The ADSP-2100 Family development software (Revision 5.02 and later) fully supports the BDMA booting feature and can generate byte memory space-compatible boot code.

The IDLE instruction can also be used to allow the processor to hold off execution while booting continues through the BDMA interface. For BDMA accesses while in Host Mode, the addresses to boot memory must be constructed externally to the ADSP-218xN. The only memory address bit provided by the processor is A0.

#### **IDMA Port Booting**

ADSP-218xN series members can also boot programs through its internal DMA port. If Mode C = 1, Mode B = 0, and Mode A = 1, the ADSP-218xN boots from the IDMA port. IDMA feature can load as much on-chip memory as desired. Program execution is held off until the host writes to on-chip program memory location 0.

#### **BUS REQUEST AND BUS GRANT**

ADSP-218xN series members can relinquish control of the data and address buses to an external device. When the external device requires access to memory, it asserts the Bus Request  $(\overline{BR})$  signal. If the ADSP-218xN is not performing an external memory access, it responds to the active  $\overline{BR}$  input in the following processor cycle by:

- Three-stating the data and address buses and the PMS, DMS, BMS, CMS, IOMS, RD, WR output drivers,
- Asserting the bus grant (BG) signal, and
- Halting program execution.

If Go Mode is enabled, the ADSP-218xN will not halt program execution until it encounters an instruction that requires an external memory access.

If an ADSP-218xN series member is performing an external memory access when the external device asserts the  $\overline{\text{BR}}$  signal, it will not three-state the memory interfaces nor assert the  $\overline{\text{BG}}$  signal until the processor cycle after the access completes. The instruction does not need to be completed when the bus is granted. If a single instruction requires two external memory accesses, the bus will be granted between the two accesses.

When the  $\overline{BR}$  signal is released, the processor releases the  $\overline{BG}$  signal, re-enables the output drivers, and continues program execution from the point at which it stopped.

The bus request feature operates at all times, including when the processor is booting and when **RESET** is active.

The  $\overline{\text{BGH}}$  pin is asserted when an ADSP-218xN series member requires the external bus for a memory or BDMA access, but is stopped. The other device can release the bus by deasserting bus request. Once the bus is released, the ADSP-218xN deasserts  $\overline{\text{BG}}$ and  $\overline{\text{BGH}}$  and executes the external memory access.

#### FLAG I/O PINS

ADSP-218xN series members have eight general-purpose programmable input/output flag pins. They are controlled by two memory-mapped registers. The PFTYPE register determines the direction, 1 = output and 0 = input. The PFDATA register is used to read and write the values on the pins. Data being read from a pin configured as an input is synchronized to the ADSP-218xN's clock. Bits that are programmed as outputs will read the value being output. The PF pins default to input during reset.

In addition to the programmable flags, ADSP-218xN series members have five fixed-mode flags, FI, FO, FL0, FL1, and FL2. FL0 to FL2 are dedicated output flags. FI and FO are available as an alternate configuration of SPORT1.

**Note:** Pins PF0, PF1, PF2, and PF3 are also used for device configuration during reset.

#### INSTRUCTION SET DESCRIPTION

The ADSP-218xN series assembly language instruction set has an algebraic syntax that was designed for ease of coding and readability. The assembly language, which takes full advantage of the processor's unique architecture, offers the following benefits:

- The algebraic syntax eliminates the need to remember cryptic assembler mnemonics. For example, a typical arithmetic add instruction, such as AR = AX0 + AY0, resembles a simple equation.
- Every instruction assembles into a single, 24-bit word that can execute in a single instruction cycle.
- The syntax is a superset ADSP-2100 Family assembly language and is completely source and object code compatible with other family members. Programs may need to be relocated to utilize on-chip memory and conform to the ADSP-218xN's interrupt vector and reset vector map.
- Sixteen condition codes are available. For conditional jump, call, return, or arithmetic instructions, the condition can be checked and the operation executed in the same instruction cycle.
- Multifunction instructions allow parallel execution of an arithmetic instruction, with up to two fetches or one write to processor memory space, during a single instruction cycle.

#### **DEVELOPMENT SYSTEM**

Analog Devices' wide range of software and hardware development tools supports the ADSP-218xN series. The DSP tools include an integrated development environment, an evaluation kit, and a serial port emulator.

VisualDSP++<sup>®†</sup> is an integrated development environment, allowing for fast and easy development, debug, and deployment. The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy-to-use assembler that is based on an algebraic syntax; an archiver (librarian/library builder); a linker; a PROM-splitter utility; a cycle-accurate, instruction-level simulator; a C compiler; and a C run-time library that includes DSP and mathematical functions.

Debugging both C and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C and assembly code (interleaved source and object information)
- Insert break points
- Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution

<sup>&</sup>lt;sup>†</sup>VisualDSP++ is a registered trademark of Analog Devices, Inc.

The EZ-ICE uses the EE (emulator enable) signal to take control of the ADSP-218xN in the target system. This causes the processor to use its  $\overline{\text{ERESET}}$ ,  $\overline{\text{EBR}}$ , and  $\overline{\text{EBG}}$  pins instead of the  $\overline{\text{RESET}}$ ,  $\overline{\text{BR}}$ , and  $\overline{\text{BG}}$  pins. The  $\overline{\text{BG}}$  output is three-stated. These signals do not need to be jumper-isolated in the system.

The EZ-ICE connects to the target system via a ribbon cable and a 14-pin female plug. The female plug is plugged onto the 14pin connector (a pin strip header) on the target board.

#### **Target Board Connector for EZ-ICE Probe**

The EZ-ICE connector (a standard pin strip header) is shown in Figure 16. This connector must be added to the target board design to use the EZ-ICE. Be sure to allow enough room in the system to fit the EZ-ICE probe onto the 14-pin connector.



Figure 16. Target Board Connector for EZ-ICE

The 14-pin, 2-row pin strip header is keyed at the Pin 7 location—Pin 7 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inch. The pin strip header must have at least 0.15 inch clearance on all sides to accept the EZ-ICE probe plug.

Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec.

#### **Target Memory Interface**

For the target system to be compatible with the EZ-ICE emulator, it must comply with the following memory interface guidelines:

Design the Program Memory (PM), Data Memory (DM), Byte Memory (BM), I/O Memory (IOM), and Composite Memory (CM) external interfaces to comply with worst-case device timing requirements and switching characteristics as specified in this data sheet. The performance of the EZ-ICE may approach published worst-case specification for some memory access timing requirements and switching characteristics.

**Note:** If the target does not meet the worst-case chip specification for memory access parameters, the circuitry may not be able to be emulated at the desired CLKIN frequency. Depending on the severity of the specification violation, the system may be difficult to manufacture, as DSP components statistically vary in switching characteristic and timing requirements, within published limits.

**Restriction:** All memory strobe signals on the ADSP-218xN ( $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{PMS}}$ ,  $\overline{\text{DMS}}$ ,  $\overline{\text{BMS}}$ ,  $\overline{\text{CMS}}$ , and  $\overline{\text{IOMS}}$ ) used in the target system must have 10 k $\Omega$  pull-up resistors connected when the EZ-ICE is being used. The pull-up resistors are necessary because there are no internal pull-ups to guarantee their state during prolonged three-state conditions resulting from typical EZ-ICE debugging sessions. These resistors may be removed when the EZ-ICE is not being used.

#### Target System Interface Signals

When the EZ-ICE board is installed, the performance on some system signals changes. Design the system to be compatible with the following system interface signal changes introduced by the EZ-ICE board:

- EZ-ICE emulation introduces an 8 ns propagation delay between the target circuitry and the DSP on the RESET signal.
- EZ-ICE emulation introduces an 8 ns propagation delay between the target circuitry and the DSP on the BR signal.
- EZ-ICE emulation ignores RESET and BR, when single-stepping.
- EZ-ICE emulation ignores **RESET** and **BR** when in Emulator Space (DSP halted).
- EZ-ICE emulation ignores the state of target BR in certain modes. As a result, the target system may take control of the DSP's external memory bus only if bus grant (BG) is asserted by the EZ-ICE board's DSP.

#### **ADDITIONAL INFORMATION**

This data sheet provides a general overview of ADSP-218xN series functionality. For additional information on the architecture and instruction set of the processor, refer to the *ADSP-218x DSP Hardware Reference and the* ADSP-218x DSP Instruction Set Reference.

Table 9. Common-Mode Pins (Continued)

Pin Name	No. of Pins	I/O	Function
V <sub>DDINT</sub>	4	I	Internal V <sub>DD</sub> (1.8 V) Power (BGA)
V <sub>DDEXT</sub>	7	I	External V <sub>DD</sub> (1.8 V, 2.5 V, or 3.3 V) Power (BGA)
GND	20	I	Ground (BGA)
EZ-Port	9	I/O	For Emulation Use

<sup>1</sup> Interrupt/Flag pins retain both functions concurrently. If IMASK is set to enable the corresponding interrupts, the DSP will vector to the appropriate interrupt vector address when the pin is asserted, either by external devices or set as a programmable flag.

<sup>2</sup> SPORT configuration determined by the DSP System Control Register. Software configurable.

#### **MEMORY INTERFACE PINS**

ADSP-218xN series members can be used in one of two modes: Full Memory Mode, which allows BDMA operation with full external overlay memory and I/O capability, or Host Mode, which allows IDMA operation with limited external addressing capabilities. The operating mode is determined by the state of the Mode C pin during RESET and cannot be changed while the processor is running. Table 10 and Table 11 list the active signals at specific pins of the DSP during either of the two operating modes (Full Memory or Host). A signal in one table shares a pin with a signal from the other table, with the active signal determined by the mode that is set. For the shared pins and their alternate signals (e.g., A4/IAD3), refer to the package pinouts in Table 27 on Page 41 and Table 28 on Page 43.

#### Table 10. Full Memory Mode Pins (Mode C = 0)

Pin Name	No. of Pins	I/O	Function
A13-0	14	0	Address Output Pins for Program, Data, Byte, and I/O Spaces
D23-0	24	I/O	Data I/O Pins for Program, Data, Byte, and I/O Spaces (8 MSBs are also used as Byte Memory Addresses.)

Pin Name	No. of Pins	I/O	Function
IAD15-0	16	I/O	IDMA Port Address/Data Bus
A0	1	0	Address Pin for External I/O, Program, Data, or Byte Access <sup>1</sup>
D23-8	16	I/O	Data I/O Pins for Program, Data, Byte, and I/O Spaces
IWR	1	I	IDMA Write Enable
IRD	1	I	IDMA Read Enable
IAL	1	I	IDMA Address Latch Pin
ĪS	1	I	IDMA Select
IACK	1	0	IDMA Port Acknowledge Configurable in Mode D; Open Drain

#### Table 11. Host Mode Pins (Mode C = 1)

<sup>1</sup> In Host Mode, external peripheral addresses can be decoded using the A0, <u>CMS</u>, <u>PMS</u>, <u>DMS</u>, and <u>IOMS</u> signals.

#### **TERMINATING UNUSED PINS**

Table 12 shows the recommendations for terminating unused pins.

Table 12.	Unused	Pin	Terminations
Table 12.	Unused	Pin	Terminations

Pin Name <sup>1</sup>	I/O 3-State (Z) <sup>2</sup>	Reset State	Hi-Z <sup>3</sup> Caused By	Unused Configuration
XTAL	0	0		Float
CLKOUT	0	0		Float <sup>4</sup>
A13-1 or	O (Z)	Hi-Z	BR, EBR	Float
IAD12-0	I/O (Z)	Hi-Z	IS	Float
A0	O (Z)	Hi-Z	BR, EBR	Float

#### **ESD DIODE PROTECTION**

During the power-up sequence of the DSP, differences in the ramp-up rates and activation time between the two supplies can cause current to flow in the I/O ESD protection circuitry. To prevent damage to the ESD diode protection circuitry, Analog Devices recommends including a bootstrap Schottky diode.

The bootstrap Schottky diode is connected between the core and I/O power supplies, as shown in Figure 17. It protects the ADSP-218xN processor from partially powering the I/O supply. Including a Schottky diode will shorten the delay between the supply ramps and thus prevent damage to the ESD diode protection circuitry. With this technique, if the core rail rises ahead of the I/O rail, the Schottky diode pulls the I/O rail along with the core rail.



Figure 17. Dual Voltage Schottky Diode

#### Table 13. Example Power Dissipation Calculation<sup>1</sup>

#### **POWER DISSIPATION**

To determine total power dissipation in a specific application, the following equation should be applied for each output:  $C \times V_{DD}^2 \times f$ 

where:

C =load capacitance.

*f* = output switching frequency.

**Example:** In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

Assumptions:

- External data memory is accessed every cycle with 50% of the address pins switching.
- External data memory writes occur every other cycle with 50% of the data pins switching.
- Each address and data pin has a 10 pF total load at the pin.
- Application operates at  $V_{DDEXT} = 3.3$  V and  $t_{CK} = 30$  ns.

Total Power Dissipation =  $P_{INT} + (C \times V_{DDEXT}^2 \times f)$ 

 $P_{INT}$  = internal power dissipation from Figure 22 on Page 27.

 $(C \times V_{DDEXT}^2 \times f)$  is calculated for each output, as in the example in Table 13.

Parameters	No. of Pins	×C(pF)	$\times V_{DDEXT}^{2}(V)$	×f(MHz)	PD (mW)
Address	7	10	3.3 <sup>2</sup>	20.0	15.25
Data Output, WR	9	10	3.3 <sup>2</sup>	20.0	19.59
RD	1	10	3.3 <sup>2</sup>	20.0	2.18
CLKOUT, DMS	2	10	3.3 <sup>2</sup>	40.0	8.70
					45.72

<sup>1</sup> Total power dissipation for this example is  $P_{INT}$  + 45.72 mW.

#### TIMING SPECIFICATIONS

This section contains timing information for the DSP's external signals.

#### **General Notes**

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, parameters cannot be added up meaningfully to derive longer times.

#### **Timing Notes**

Switching characteristics specify how the processor changes its signals. Designers have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell what the processor will do in a given circumstance. Switching characteristics can also be used to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

#### Frequency Dependency For Timing Specifications

 $t_{\rm CK}$  is defined as 0.5  $t_{\rm CKI}.$  The ADSP-218xN uses an input clock with a frequency equal to half the instruction rate. For example, a 40 MHz input clock (which is equivalent to 25 ns) yields a 12.5 ns processor cycle (equivalent to 80 MHz).  $t_{\rm CK}$  values within the range of 0.5  $t_{\rm CKI}$  period should be substituted for all relevant timing parameters to obtain the specification value.

Example:  $t_{CKH} = 0.5 t_{CK} - 2 ns = 0.5 (12.5 ns) - 2 ns = 4.25 ns$ 

#### **Output Drive Currents**

Figure 21 shows typical I-V characteristics for the output drivers on the ADSP-218xN series. The curves represent the current drive capability of the output drivers as a function of output voltage.

Figure 23 shows the typical power-down supply current.

#### **Capacitive Loading**

Figure 24 and Figure 25 show the capacitive loading characteristics of the ADSP-218xN.



Figure 21. Typical Output Driver Characteristics for V<sub>DDEXT</sub> at 3.6 V, 3.3 V, 2.5 V, and 1.8 V

#### **Clock Signals and Reset**

#### Table 15. Clock Signals and Reset

Parameter		Min	Max	Unit
Timing Requirements:				
t <sub>CKI</sub>	CLKIN Period	25	40	ns
t <sub>CKIL</sub>	CLKIN Width Low	8		ns
t <sub>CKIH</sub>	CLKIN Width High	8		ns
Switching Cha	racteristics:			
t <sub>CKL</sub>	CLKOUT Width Low	0.5t <sub>CK</sub> – 3		ns
t <sub>CKH</sub>	CLKOUT Width High	0.5t <sub>CK</sub> – 3		ns
t <sub>CKOH</sub>	CLKIN High to CLKOUT High	0	8	ns
Control Signal	s Timing Requirements:			
t <sub>RSP</sub>	RESET Width Low	5t <sub>CK</sub> <sup>1</sup>		ns
t <sub>MS</sub>	Mode Setup before RESET High	7		ns
t <sub>MH</sub>	Mode Hold after RESET High	5		ns

<sup>1</sup> Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles, assuming stable CLKIN (not including crystal oscillator start-up time).



Figure 26. Clock Signals and Reset

#### Interrupts and Flags

#### Table 16. Interrupts and Flags

Parameter		Min	Max	Unit			
Timing Requirements:							
t <sub>IFS</sub>	IRQx, FI, or PFx Setup before CLKOUT Low <sup>1, 2, 3, 4</sup>	0.25t <sub>CK</sub> + 10		ns			
t <sub>IFH</sub>	IRQx, FI, or PFx Hold after CLKOUT High <sup>1, 2, 3, 4</sup>	0.25t <sub>CK</sub>		ns			
Switching Cha	racteristics:						
t <sub>FOH</sub>	Flag Output Hold after CLKOUT Low <sup>5</sup>	0.5t <sub>CK</sub> – 5		ns			
t <sub>FOD</sub>	Flag Output Delay from CLKOUT Low⁵		0.5t <sub>CK</sub> + 4	ns			

<sup>1</sup> If IRQx and FI inputs meet t<sub>IFS</sub> and t<sub>IFH</sub> setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on the following cycle. (Refer to "Interrupt Controller Operation" in the *Program Control* chapter of the *ADSP-218x DSP Hardware Reference* for further information on interrupt servicing.)

<sup>2</sup>Edge-sensitive interrupts require pulse widths greater than 10 ns; level-sensitive interrupts must be held low until serviced.

 ${}^{3}\overline{\text{IRQx}} = \overline{\text{IRQ0}}, \overline{\text{IRQ1}}, \overline{\text{IRQ2}}, \overline{\text{IRQL0}}, \overline{\text{IRQL1}}, \overline{\text{IRQLE}}.$ 

<sup>4</sup> PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7.

<sup>5</sup> Flag Outputs = PFx, FL0, FL1, FL2, FO.



Figure 27. Interrupts and Flags

#### **Bus Request–Bus Grant**

#### Table 17. Bus Request-Bus Grant

Parameter		Min	Max	Unit
Timing Require	ements:			
t <sub>BH</sub>	BR Hold after CLKOUT High <sup>1</sup>	0.25t <sub>CK</sub> + 2		ns
t <sub>BS</sub>	BR Setup before CLKOUT Low <sup>1</sup>	0.25t <sub>CK</sub> + 8		ns
Switching Cha	racteristics:			
t <sub>sD</sub>	CLKOUT High to $\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable <sup>2</sup>		0.25t <sub>CK</sub> + 8	ns
t <sub>SDB</sub>	$\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable to $\overline{BG}$ Low	0		ns
t <sub>SE</sub>	$\overline{BG}$ High to $\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Enable	0		ns
t <sub>sec</sub>	xMS, RD, WR Enable to CLKOUT High	0.25t <sub>CK</sub> – 3		ns
t <sub>sdbh</sub>	$\overline{xMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable to $\overline{BGH}$ Low <sup>3</sup>	0		ns
t <sub>SEH</sub>	$\overline{\text{BGH}}$ High to $\overline{\text{xMS}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ Enable <sup>3</sup>	0		ns

<sup>1</sup> BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on the following cycle. Refer to the *ADSP-2100 Family User's Manual* for BR/BG cycle relationships.

 ${}^{2}\overline{\text{xMS}} = \overline{\text{PMS}}, \overline{\overline{\text{DMS}}}, \overline{\text{CMS}}, \overline{\text{IOMS}}, \overline{\text{BMS}}.$ 

 ${}^{3}\overline{\text{BGH}}$  is asserted when the bus is granted and the processor or BDMA requires control of the bus to continue.



Figure 28. Bus Request-Bus Grant

#### IDMA Write, Long Write Cycle

#### Table 23. IDMA Write, Long Write Cycle

Parameter		Min	Max	Unit
Timing Requi	rements:			
t <sub>IKW</sub>	IACK Low Before Start of Write <sup>1</sup>	0		ns
t <sub>iKSU</sub>	IAD15-0 Data Setup Before End of Write <sup>2, 3, 4</sup>	0.5t <sub>CK</sub> + 5		ns
t <sub>IKH</sub>	IAD15-0 Data Hold After End of Write <sup>2, 3, 4</sup>	0		ns
Switching Cha	aracteristics:			
t <sub>IKLW</sub>	Start of Write to IACK Low <sup>4</sup>	1.5t <sub>ск</sub>		ns
t <sub>IKHW</sub>	Start of Write to IACK High		10	ns

<sup>1</sup>Start of Write =  $\overline{IS}$  Low and  $\overline{IWR}$  Low.

 $^2$  If Write Pulse ends before  $\overline{IACK}$  Low, use specifications  $t_{IDSU}, t_{IDH}.$ 

 $^3$  If Write Pulse ends after  $\overline{IACK}$  Low, use specifications  $t_{IKSU}, t_{IKH}.$ 

<sup>4</sup> This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the ADSP-2100 Family User's Manual.



Figure 34. IDMA Write, Long Write Cycle

#### LQFP PACKAGE PINOUT

The LQFP package pinout is shown Figure 38 and in Table 27. Pin names in bold text in the table replace the plain-text-named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [] are state bits latched from the

value of the pin at the deassertion of  $\overline{\text{RESET}}$ . The multiplexed pins DT1/FO, TFS1/ $\overline{\text{IRQ1}}$ , RFS1/ $\overline{\text{IRQ0}}$ , and DR1/FI, are mode selectable by setting Bit 10 (SPORT1 configure) of the System Control Register. If Bit 10 = 1, these pins have serial port functionality. If Bit 10 = 0, these pins are the external interrupt and flag pins. This bit is set to 1 by default, upon reset.



Figure 38. 100-Lead LQFP Pin Configuration

#### **BGA PACKAGE PINOUT**

The BGA package pinout is shown in Figure 39 and in Table 28. Pin names in bold text in the table replace the plain text named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [] are state bits latched from the

value of the pin at the deassertion of  $\overline{\text{RESET}}$ . The multiplexed pins DT1/FO, TFS1/ $\overline{\text{IRQ1}}$ , RFS1/ $\overline{\text{IRQ0}}$ , and DR1/FI, are mode selectable by setting Bit 10 (SPORT1 configure) of the System Control Register. If Bit 10 = 1, these pins have serial port functionality. If Bit 10 = 0, these pins are the external interrupt and flag pins. This bit is set to 1 by default upon reset.

12	11	10	9	8	7	6	5	4	3	2	1	
GND	GND	D22	NC	NC	NC	GND	NC	AO	GND	A1/IAD0	A2/IAD1	A
D16	D17	D18	D20	D23	V <sub>ddext</sub>	GND	NC	NC	GND	A3/IAD2	A4/IAD3	в
D14	NC	D15	D19	D21	V <sub>DDEXT</sub>	PWD	A7/IAD6	A5/IAD4	RD	A6/IAD5	PWDACK	с
GND	NC	D12	D13	NC	PF2 [MODE C]	PF1 [MODE B]	A9/IAD8	BGH	NC	WR	NC	D
D10	GND	V <sub>ddext</sub>	GND	GND	PF3 [MODE D]	FL2	PF0 [MODE A]	FLO	A8/IAD7	V <sub>DDEXT</sub>	V <sub>ddext</sub>	E
D9	NC	D8	D11	D7/ĪWR	NC	NC	FL1	A11/IAD10	A12/IAD11	NC	A13/IAD12	F
D4/ĪS	NC	NC	D5/IAL	D6/IRD	NC	NC	NC	A10/IAD9	GND	NC	XTAL	G
GND	NC	GND	D3/IACK	D2/IAD15	TFSO	DT0	V <sub>ddint</sub>	GND	GND	GND	CLKIN	н
V <sub>DDINT</sub>	V <sub>ddint</sub>	D1/IAD14	BG	RFS1/IRQ0	D0/IAD13	SCLK0	V <sub>ddext</sub>	V <sub>ddext</sub>	NC	V <sub>ddint</sub>	CLKOUT	J
EBG	BR	EBR	ERESET	SCLK1	TFS1/IRQ1	RFS0	DMS	BMS	NC	NC	NC	к
EINT	ELOUT	ELIN	RESET	GND	DR0	PMS	GND	IOMS	IRQL1 + PF6	NC	IRQE + PF4	L
ECLK	EE	EMS	NC	GND	DR1/FI	DT1/FO	GND	CMS	NC	IRQ2 + PF7	IRQL0 + PF5	м

Figure 39. 144-Ball BGA Package Pinout (Bottom View)

### **OUTLINE DIMENSIONS**



Figure 40. 144-Ball BGA [CSP\_BGA] (BC-144-6)





Figure 41. 100-Lead Low Profile Quad Flat Package [LQFP] (ST-100-1)



www.analog.com

© 2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02666-0-8/06(A)