



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Type | Fixed Point |
| Interface | Host Interface, Serial Port |
| Clock Rate | 80MHz |
| Non-Volatile Memory | External |
| On-Chip RAM | 160kB |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Voltage - Core | 1.90V |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/analog-devices/adsp-2187nbstz-320 |

ADSP-218xN

Table 3. Interrupt Priority and Interrupt Vector Addresses

| Source Of Interrupt | Interrupt Vector Address (Hex) |
|---|--------------------------------|
| Reset (or Power-Up with PUCR = 1) | 0x0000 (Highest Priority) |
| Power-Down (Nonmaskable) | 0x002C |
| $\overline{\text{IRQ2}}$ | 0x0004 |
| $\overline{\text{IRQ1}}$ | 0x0008 |
| $\overline{\text{IRQ0}}$ | 0x000C |
| SPORT0 Transmit | 0x0010 |
| SPORT0 Receive | 0x0014 |
| $\overline{\text{IRQE}}$ | 0x0018 |
| BDMA Interrupt | 0x001C |
| SPORT1 Transmit or $\overline{\text{IRQ1}}$ | 0x0020 |
| SPORT1 Receive or $\overline{\text{IRQ0}}$ | 0x0024 |
| Timer | 0x0028 (Lowest Priority) |

Interrupt routines can either be nested with higher priority interrupts taking precedence or processed sequentially. Interrupts can be masked or unmasked with the IMASK register. Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected. The power-down interrupt is nonmaskable.

ADSP-218xN series members mask all interrupts for one instruction cycle following the execution of an instruction that modifies the IMASK register. This does not affect serial port autobuffering or DMA transfers.

The interrupt control register, ICNTL, controls interrupt nesting and defines the $\overline{\text{IRQ0}}$, $\overline{\text{IRQ1}}$, and $\overline{\text{IRQ2}}$ external interrupts to be either edge- or level-sensitive. The $\overline{\text{IRQE}}$ pin is an external edge-sensitive interrupt and can be forced and cleared. The $\overline{\text{IRQ0}}$ and $\overline{\text{IRQ1}}$ pins are external level sensitive interrupts.

The IFC register is a write-only register used to force and clear interrupts. On-chip stacks preserve the processor status and are automatically maintained during interrupt handling. The stacks are 12 levels deep to allow interrupt, loop, and subroutine nesting. The following instructions allow global enable or disable servicing of the interrupts (including power-down), regardless of the state of IMASK:

```
ENA INTS;
DIS INTS;
```

Disabling the interrupts does not affect serial port autobuffering or DMA. When the processor is reset, interrupt servicing is enabled.

LOW-POWER OPERATION

ADSP-218xN series members have three low-power modes that significantly reduce the power dissipation when the device operates under standby conditions. These modes are:

- Power-Down
- Idle
- Slow Idle

The CLKOUT pin may also be disabled to reduce external power dissipation.

Power-Down

ADSP-218xN series members have a low-power feature that lets the processor enter a very low-power dormant state through hardware or software control. Following is a brief list of power-down features. Refer to the *ADSP-218x DSP Hardware Reference*, “System Interface” chapter, for detailed information about the power-down feature.

- Quick recovery from power-down. The processor begins executing instructions in as few as 200 CLKIN cycles.
- Support for an externally generated TTL or CMOS processor clock. The external clock can continue running during power-down without affecting the lowest power rating and 200 CLKIN cycle recovery.
- Support for crystal operation includes disabling the oscillator to save power (the processor automatically waits approximately 4096 CLKIN cycles for the crystal oscillator to start or stabilize), and letting the oscillator run to allow 200 CLKIN cycle start-up.
- Power-down is initiated by either the power-down pin ($\overline{\text{PWD}}$) or the software power-down force bit. Interrupt support allows an unlimited number of instructions to be executed before optionally powering down. The power-down interrupt also can be used as a nonmaskable, edge-sensitive interrupt.
- Context clear/save control allows the processor to continue where it left off or start with a clean context when leaving the power-down state.
- The $\overline{\text{RESET}}$ pin also can be used to terminate power-down.
- Power-down acknowledge pin (PWDACK) indicates when the processor has entered power-down.

Idle

When the ADSP-218xN is in the Idle Mode, the processor waits indefinitely in a low-power state until an interrupt occurs. When an unmasked interrupt occurs, it is serviced; execution then continues with the instruction following the IDLE instruction. In Idle mode IDMA, BDMA, and autobuffer cycle steals still occur.

Slow Idle

The IDLE instruction is enhanced on ADSP-218xN series members to let the processor’s internal clock signal be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction.

The format of the instruction is:

IDLE (n);

where n = 16, 32, 64, or 128. This instruction keeps the processor fully functional, but operating at the slower clock rate. While it is in this state, the processor’s other internal clock signals,

ADSP-218xN

Clock Signals

ADSP-218xN series members can be clocked by either a crystal or a TTL-compatible clock signal.

The CLKIN input cannot be halted, changed during operation, nor operated below the specified frequency during normal operation. The only exception is while the processor is in the power-down state. For additional information, refer to the *ADSP-218x DSP Hardware Reference*, for detailed information on this power-down feature.

If an external clock is used, it should be a TTL-compatible signal running at half the instruction rate. The signal is connected to the processor's CLKIN input. When an external clock is used, the XTAL pin must be left unconnected.

ADSP-218xN series members use an input clock with a frequency equal to half the instruction rate; a 40 MHz input clock yields a 12.5 ns processor cycle (which is equivalent to 80 MHz). Normally, instructions are executed in a single processor cycle. All device timing is relative to the internal instruction clock rate, which is indicated by the CLKOUT signal when enabled.

Because ADSP-218xN series members include an on-chip oscillator circuit, an external crystal may be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 3. Capacitor values are dependent on crystal type and should be specified by the crystal manufacturer. A parallel-resonant, fundamental frequency, microprocessor-grade crystal should be used. To provide an adequate feedback path around the internal amplifier circuit, place a resistor in parallel with the circuit, as shown in Figure 3.

A clock output (CLKOUT) signal is generated by the processor at the processor's cycle rate. This can be enabled and disabled by the CLKODIS bit in the SPORT0 Autobuffer Control Register.




Figure 3. External Crystal Connections

RESET

The $\overline{\text{RESET}}$ signal initiates a master reset of the ADSP-218xN. The $\overline{\text{RESET}}$ signal must be asserted during the power-up sequence to assure proper initialization. $\overline{\text{RESET}}$ during initial power-up must be held long enough to allow the internal clock to stabilize. If $\overline{\text{RESET}}$ is activated any time after power-up, the clock continues to run and does not require stabilization time.

The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid V_{DD} is applied to the processor, and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of

2000 CLKIN cycles ensures that the PLL has locked, but does not include the crystal oscillator start-up time. During this power-up sequence the $\overline{\text{RESET}}$ signal should be held low. On any subsequent resets, the $\overline{\text{RESET}}$ signal must meet the minimum pulse-width specification (t_{RSP}).

The $\overline{\text{RESET}}$ input contains some hysteresis; however, if an RC circuit is used to generate the $\overline{\text{RESET}}$ signal, the use of an external Schmitt trigger is recommended.

The master reset sets all internal stack pointers to the empty stack condition, masks all interrupts, and clears the MSTAT register. When $\overline{\text{RESET}}$ is released, if there is no pending bus request and the chip is configured for booting, the boot-loading sequence is performed. The first instruction is fetched from on-chip program memory location 0x0000 once boot loading completes.

POWER SUPPLIES

ADSP-218xN series members have separate power supply connections for the internal (V_{DDINT}) and external (V_{DDEXT}) power supplies. The internal supply must meet the 1.8 V requirement. The external supply can be connected to a 1.8 V, 2.5 V, or 3.3 V supply. All external supply pins must be connected to the same supply. All input and I/O pins can tolerate input voltages up to 3.6 V, regardless of the external supply voltage. This feature provides maximum flexibility in mixing 1.8 V, 2.5 V, or 3.3 V components.

MEMORY ARCHITECTURE

The ADSP-218xN series provides a variety of memory and peripheral interface options. The key functional groups are Program Memory, Data Memory, Byte Memory, and I/O. Refer to

Figure 4 through Figure 9, Table 4 on Page 11, and Table 5 on Page 11 for PM and DM memory allocations in the ADSP-218xN series.




Figure 4. ADSP-2184 Memory Architecture




Figure 5. ADSP-2185 Memory Architecture




Figure 6. ADSP-2186 Memory Architecture

Program Memory (Host Mode) allows access to all internal memory. External overlay access is limited by a single external address line (A0). External program execution is not available in host mode due to a restricted data bus that is only 16 bits wide.

Table 4. PMOVLAY Bits

| Processor | PMOVLAY | Memory | A13 | A12–0 |
|----------------|----------------------------|--------------------|----------------|--|
| ADSP-2184N | No Internal Overlay Region | Not Applicable | Not Applicable | Not Applicable |
| ADSP-2185N | 0 | Internal Overlay | Not Applicable | Not Applicable |
| ADSP-2186N | No Internal Overlay Region | Not Applicable | Not Applicable | Not Applicable |
| ADSP-2187N | 0, 4, 5 | Internal Overlay | Not Applicable | Not Applicable |
| ADSP-2188N | 0, 4, 5, 6, 7 | Internal Overlay | Not Applicable | Not Applicable |
| ADSP-2189N | 0, 4, 5 | Internal Overlay | Not Applicable | Not Applicable |
| All Processors | 1 | External Overlay 1 | 0 | 13 LSBs of Address Between 0x2000 and 0x3FFF |
| All Processors | 2 | External Overlay 2 | 1 | 13 LSBs of Address Between 0x2000 and 0x3FFF |

Data Memory

Data Memory (Full Memory Mode) is a 16-bit-wide space used for the storage of data variables and for memory-mapped control registers. The ADSP-218xN series has up to 56K words of Data Memory RAM on-chip. Part of this space is used by 32 memory-mapped registers. Support also exists for up to two 8K external memory overlay spaces through the external data bus.

All internal accesses complete in one cycle. Accesses to external memory are timed using the wait states specified by the DWAIT register and the wait state mode bit.

Data Memory (Host Mode) allows access to all internal memory. External overlay access is limited by a single external address line (A0).

Table 5. DMOVLAY Bits

| Processor | DMOVLAY | Memory | A13 | A12–0 |
|----------------|----------------------------|--------------------|----------------|--|
| ADSP-2184N | No Internal Overlay Region | Not Applicable | Not Applicable | Not Applicable |
| ADSP-2185N | 0 | Internal Overlay | Not Applicable | Not Applicable |
| ADSP-2186N | No Internal Overlay Region | Not Applicable | Not Applicable | Not Applicable |
| ADSP-2187N | 0, 4, 5 | Internal Overlay | Not Applicable | Not Applicable |
| ADSP-2188N | 0, 4, 5, 6, 7, 8 | Internal Overlay | Not Applicable | Not Applicable |
| ADSP-2189N | 0, 4, 5, 6, 7 | Internal Overlay | Not Applicable | Not Applicable |
| All Processors | 1 | External Overlay 1 | 0 | 13 LSBs of Address Between 0x0000 and 0x1FFF |
| All Processors | 2 | External Overlay 2 | 1 | 13 LSBs of Address Between 0x0000 and 0x1FFF |

Memory-Mapped Registers (New to the ADSP-218xM and N series)

ADSP-218xN series members have three memory-mapped registers that differ from other ADSP-21xx Family DSPs. The slight modifications to these registers (Wait State Control, Programmable Flag and Composite Select Control, and System Control) provide the ADSP-218xN's wait state and BMS control features. Default bit values at reset are shown; if no value is shown, the bit is undefined at reset. Reserved bits are shown on a grey field. These bits should always be written with zeros.

I/O Space (Full Memory Mode)

ADSP-218xN series members support an additional external memory space called I/O space. This space is designed to support simple connections to peripherals (such as data converters and external registers) or to bus interface ASIC data registers. I/O space supports 2048 locations of 16-bit wide data. The lower eleven bits of the external address bus are used; the upper three bits are undefined.

Two instructions were added to the core ADSP-2100 Family instruction set to read from and write to I/O memory space. The I/O space also has four dedicated three-bit wait state registers,

ADSP-218xN

- Fill and dump memory
- Source level debugging

The VisualDSP++ IDE lets programmers define and manage DSP software development. The dialog boxes and property pages let programmers configure and manage all of the ADSP-218xN development tools, including the syntax highlighting in the VisualDSP++ editor. This capability controls how the development tools process inputs and generate outputs.

The ADSP-2189M EZ-KIT Lite[†] provides developers with a cost-effective method for initial evaluation of the powerful ADSP-218xN DSP family architecture. The ADSP-2189M EZ-KIT Lite includes a stand-alone ADSP-2189M DSP board supported by an evaluation suite of VisualDSP++. With this EZ-KIT Lite, users can learn about DSP hardware and software development and evaluate potential applications of the ADSP-218xN series. The ADSP-2189M EZ-KIT Lite provides an evaluation suite of the VisualDSP++ development environment with the C compiler, assembler, and linker. The size of the DSP executable that can be built using the EZ-KIT Lite tools is limited to 8K words.

The EZ-KIT Lite includes the following features:

- 75 MHz ADSP-2189M
- Full 16-Bit Stereo Audio I/O with AD73322 Codec
- RS-232 Interface
- EZ-ICE Connector for Emulator Control
- DSP Demonstration Programs
- Evaluation Suite of VisualDSP++

The ADSP-218x EZ-ICE[‡] Emulator provides an easier and more cost-effective method for engineers to develop and optimize DSP systems, shortening product development cycles for faster time-to-market. ADSP-218xN series members integrate on-chip emulation support with a 14-pin ICE-Port interface. This interface provides a simpler target board connection that requires fewer mechanical clearance considerations than other ADSP-2100 Family EZ-ICEs. ADSP-218xN series members need not be removed from the target system when using the EZ-ICE, nor are any adapters needed. Due to the small footprint of the EZ-ICE connector, emulation can be supported in final board designs. The EZ-ICE performs a full range of functions, including:

- In-target operation
- Up to 20 breakpoints
- Single-step or full-speed operation
- Registers and memory values can be examined and altered
- PC upload and download functions
- Instruction-level emulation of program booting and execution

- Complete assembly and disassembly of instructions
- C source-level debugging

Designing an EZ-ICE-Compatible System

ADSP-218xN series members have on-chip emulation support and an ICE-Port, a special set of pins that interface to the EZ-ICE. These features allow in-circuit emulation without replacing the target system processor by using only a 14-pin connection from the target system to the EZ-ICE. Target systems must have a 14-pin connector to accept the EZ-ICE's in-circuit probe, a 14-pin plug.

Note: The EZ-ICE uses the same V_{DD} voltage as the V_{DD} voltage used for V_{DDEXT} . Because the input pins of the ADSP-218xN series members are tolerant to input voltages up to 3.6 V, regardless of the value of V_{DDEXT} , the voltage setting for the EZ-ICE must not exceed 3.3 V.

Issuing the chip reset command during emulation causes the DSP to perform a full chip reset, including a reset of its memory mode. Therefore, it is vital that the mode pins are set correctly PRIOR to issuing a chip reset command from the emulator user interface. If a passive method of maintaining mode information is being used (as discussed in [Setting Memory Mode on Page 5](#)), it does not matter that the mode information is latched by an emulator reset. However, if the $\overline{\text{RESET}}$ pin is being used as a method of setting the value of the mode pins, the effects of an emulator reset must be taken into consideration.

One method of ensuring that the values located on the mode pins are those desired is to construct a circuit like the one shown in [Figure 15](#). This circuit forces the value located on the Mode A pin to logic high, regardless of whether it is latched via the $\overline{\text{RESET}}$ or $\overline{\text{ERESET}}$ pin.




Figure 15. Mode A Pin/EZ-ICE Circuit

The ICE-Port interface consists of the following ADSP-218xN pins: $\overline{\text{EBR}}$, $\overline{\text{EINT}}$, $\overline{\text{EE}}$, $\overline{\text{EBG}}$, $\overline{\text{ECLK}}$, $\overline{\text{ERESET}}$, $\overline{\text{ELIN}}$, $\overline{\text{EMS}}$, and $\overline{\text{EOUT}}$.

These ADSP-218xN pins must be connected only to the EZ-ICE connector in the target system. These pins have no function except during emulation, and do not require pull-up or pull-down resistors. The traces for these signals between the ADSP-218xN and the connector must be kept as short as possible, no longer than 3 inches.

The following pins are also used by the EZ-ICE: $\overline{\text{BR}}$, $\overline{\text{BG}}$, $\overline{\text{RESET}}$, and GND.

[†] EZ-KIT Lite is a registered trademark of Analog Devices, Inc.

[‡] EZ-ICE is a registered trademark of Analog Devices, Inc.

Table 9. Common-Mode Pins (Continued)

| Pin Name | No. of Pins | I/O | Function |
|--------------------|-------------|-----|---|
| V _{DDINT} | 4 | I | Internal V _{DD} (1.8 V) Power (BGA) |
| V _{DDEXT} | 7 | I | External V _{DD} (1.8 V, 2.5 V, or 3.3 V) Power (BGA) |
| GND | 20 | I | Ground (BGA) |
| EZ-Port | 9 | I/O | For Emulation Use |

¹ Interrupt/Flag pins retain both functions concurrently. If IMASK is set to enable the corresponding interrupts, the DSP will vector to the appropriate interrupt vector address when the pin is asserted, either by external devices or set as a programmable flag.

² SPORT configuration determined by the DSP System Control Register. Software configurable.

MEMORY INTERFACE PINS

ADSP-218xN series members can be used in one of two modes: Full Memory Mode, which allows BDMA operation with full external overlay memory and I/O capability, or Host Mode, which allows IDMA operation with limited external addressing capabilities.

The operating mode is determined by the state of the Mode C pin during $\overline{\text{RESET}}$ and cannot be changed while the processor is running. Table 10 and Table 11 list the active signals at specific pins of the DSP during either of the two operating modes (Full Memory or Host). A signal in one table shares a pin with a signal from the other table, with the active signal determined by the mode that is set. For the shared pins and their alternate signals (e.g., A4/IAD3), refer to the package pinouts in Table 27 on Page 41 and Table 28 on Page 43.

Table 10. Full Memory Mode Pins (Mode C = 0)

| Pin Name | No. of Pins | I/O | Function |
|----------|-------------|-----|--|
| A13–0 | 14 | O | Address Output Pins for Program, Data, Byte, and I/O Spaces |
| D23–0 | 24 | I/O | Data I/O Pins for Program, Data, Byte, and I/O Spaces (8 MSBs are also used as Byte Memory Addresses.) |

Table 11. Host Mode Pins (Mode C = 1)

| Pin Name | No. of Pins | I/O | Function |
|--------------------------|-------------|-----|--|
| IAD15–0 | 16 | I/O | IDMA Port Address/Data Bus |
| A0 | 1 | O | Address Pin for External I/O, Program, Data, or Byte Access ¹ |
| D23–8 | 16 | I/O | Data I/O Pins for Program, Data, Byte, and I/O Spaces |
| $\overline{\text{IWR}}$ | 1 | I | IDMA Write Enable |
| $\overline{\text{IRD}}$ | 1 | I | IDMA Read Enable |
| IAL | 1 | I | IDMA Address Latch Pin |
| $\overline{\text{IS}}$ | 1 | I | IDMA Select |
| $\overline{\text{IACK}}$ | 1 | O | IDMA Port Acknowledge Configurable in Mode D; Open Drain |

¹ In Host Mode, external peripheral addresses can be decoded using the A0, $\overline{\text{CMS}}$, $\overline{\text{PMS}}$, $\overline{\text{DMS}}$, and $\overline{\text{IOMS}}$ signals.

TERMINATING UNUSED PINS

Table 12 shows the recommendations for terminating unused pins.

Table 12. Unused Pin Terminations

| Pin Name ¹ | I/O 3-State (Z) ² | Reset State | Hi-Z ³ Caused By | Unused Configuration |
|-----------------------|------------------------------|-------------|--|----------------------|
| XTAL | O | O | | Float |
| CLKOUT | O | O | | Float ⁴ |
| A13–1 or | O (Z) | Hi-Z | $\overline{\text{BR}}$, $\overline{\text{EBR}}$ | Float |
| IAD12–0 | I/O (Z) | Hi-Z | $\overline{\text{IS}}$ | Float |
| A0 | O (Z) | Hi-Z | $\overline{\text{BR}}$, $\overline{\text{EBR}}$ | Float |

ADSP-218xN

ESD DIODE PROTECTION

During the power-up sequence of the DSP, differences in the ramp-up rates and activation time between the two supplies can cause current to flow in the I/O ESD protection circuitry. To prevent damage to the ESD diode protection circuitry, Analog Devices recommends including a bootstrap Schottky diode.

The bootstrap Schottky diode is connected between the core and I/O power supplies, as shown in Figure 17. It protects the ADSP-218xN processor from partially powering the I/O supply. Including a Schottky diode will shorten the delay between the supply ramps and thus prevent damage to the ESD diode protection circuitry. With this technique, if the core rail rises ahead of the I/O rail, the Schottky diode pulls the I/O rail along with the core rail.




Figure 17. Dual Voltage Schottky Diode

POWER DISSIPATION

To determine total power dissipation in a specific application, the following equation should be applied for each output: $C \times V_{DD}^2 \times f$

where:

C = load capacitance.

f = output switching frequency.

Example: In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

Assumptions:

- External data memory is accessed every cycle with 50% of the address pins switching.
- External data memory writes occur every other cycle with 50% of the data pins switching.
- Each address and data pin has a 10 pF total load at the pin.
- Application operates at $V_{DDEXT} = 3.3$ V and $t_{CK} = 30$ ns.

$$\text{Total Power Dissipation} = P_{INT} + (C \times V_{DDEXT}^2 \times f)$$

P_{INT} = internal power dissipation from Figure 22 on Page 27.

$(C \times V_{DDEXT}^2 \times f)$ is calculated for each output, as in the example in Table 13.

Table 13. Example Power Dissipation Calculation¹

| Parameters | No. of Pins | $\times C$ (pF) | $\times V_{DDEXT}^2$ (V) | $\times f$ (MHz) | PD (mW) |
|------------------------------|-------------|-----------------|--------------------------|------------------|---------|
| Address | 7 | 10 | 3.3^2 | 20.0 | 15.25 |
| Data Output, \overline{WR} | 9 | 10 | 3.3^2 | 20.0 | 19.59 |
| \overline{RD} | 1 | 10 | 3.3^2 | 20.0 | 2.18 |
| CLKOUT, \overline{DMS} | 2 | 10 | 3.3^2 | 40.0 | 8.70 |
| | | | | | 45.72 |

¹Total power dissipation for this example is $P_{INT} + 45.72$ mW.

ADSP-218xN

TIMING SPECIFICATIONS

This section contains timing information for the DSP's external signals.

General Notes

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, parameters cannot be added up meaningfully to derive longer times.

Timing Notes

Switching characteristics specify how the processor changes its signals. Designers have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell what the processor will do in a given circumstance. Switching characteristics can also be used to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

Frequency Dependency For Timing Specifications

t_{CK} is defined as $0.5 t_{CKI}$. The ADSP-218xN uses an input clock with a frequency equal to half the instruction rate. For example, a 40 MHz input clock (which is equivalent to 25 ns) yields a 12.5 ns processor cycle (equivalent to 80 MHz). t_{CK} values within the range of $0.5 t_{CKI}$ period should be substituted for all relevant timing parameters to obtain the specification value.

Example: $t_{CKH} = 0.5 t_{CK} - 2 \text{ ns} = 0.5 (12.5 \text{ ns}) - 2 \text{ ns} = 4.25 \text{ ns}$

Output Drive Currents

Figure 21 shows typical I-V characteristics for the output drivers on the ADSP-218xN series. The curves represent the current drive capability of the output drivers as a function of output voltage.

Figure 23 shows the typical power-down supply current.

Capacitive Loading

Figure 24 and Figure 25 show the capacitive loading characteristics of the ADSP-218xN.





Figure 21. Typical Output Driver Characteristics for V_{DDEXT} at 3.6 V, 3.3 V, 2.5 V, and 1.8 V



NOTES

VALID FOR ALL TEMPERATURE GRADES.


¹ POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.

² TYPICAL POWER DISSIPATION AT 1.8V OR 1.9V V_{DDINT} AND 25°C, EXCEPT WHERE SPECIFIED.

³ I_{DD} MEASUREMENT TAKEN WITH ALL INSTRUCTIONS EXECUTING FROM INTERNAL MEMORY. 50% OF THE INSTRUCTIONS ARE MULTIFUNCTION (TYPES 1, 4, 5, 12, 13, 14), 30% ARE TYPE 2 AND TYPE 6, AND 20% ARE IDLE INSTRUCTIONS.

⁴ IDLE REFERS TO STATE OF OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER V_{DD} OR GND.

Figure 22. Power vs. Frequency



NOTES

1. REFLECTS ADSP-218xN OPERATION IN LOWEST POWER MODE. (SEE THE "SYSTEM INTERFACE" CHAPTER OF THE ADSP-218x DSP HARDWARE REFERENCE FOR DETAILS.)
2. CURRENT REFLECTS DEVICE OPERATING WITH NO INPUT LOADS.

Figure 23. Typical Power-Down Current




Figure 24. Typical Output Rise Time vs. Load Capacitance (at Maximum Ambient Operating Temperature)




Figure 25. Typical Output Valid Delay or Hold vs. Load Capacitance, C_L (at Maximum Ambient Operating Temperature)

ADSP-218xN

Bus Request–Bus Grant

Table 17. Bus Request–Bus Grant

| Parameter | Min | Max | Unit |
|--|------------------|------------------|------|
| <i>Timing Requirements:</i> | | | |
| t_{BH} \overline{BR} Hold after CLKOUT High ¹ | $0.25t_{CK} + 2$ | | ns |
| t_{BS} \overline{BR} Setup before CLKOUT Low ¹ | $0.25t_{CK} + 8$ | | ns |
| <i>Switching Characteristics:</i> | | | |
| t_{SD} CLKOUT High to \overline{xMS} , \overline{RD} , \overline{WR} Disable ² | | $0.25t_{CK} + 8$ | ns |
| t_{SDB} \overline{xMS} , \overline{RD} , \overline{WR} Disable to \overline{BG} Low | 0 | | ns |
| t_{SE} \overline{BG} High to \overline{xMS} , \overline{RD} , \overline{WR} Enable | 0 | | ns |
| t_{SEC} \overline{xMS} , \overline{RD} , \overline{WR} Enable to CLKOUT High | $0.25t_{CK} - 3$ | | ns |
| t_{SDBH} \overline{xMS} , \overline{RD} , \overline{WR} Disable to \overline{BGH} Low ³ | 0 | | ns |
| t_{SEH} \overline{BGH} High to \overline{xMS} , \overline{RD} , \overline{WR} Enable ³ | 0 | | ns |

¹ \overline{BR} is an asynchronous signal. If \overline{BR} meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on the following cycle. Refer to the ADSP-2100 Family User's Manual for \overline{BR} /BG cycle relationships.

² \overline{xMS} = \overline{PMS} , \overline{DMS} , \overline{CMS} , \overline{IOMS} , \overline{BMS} .

³ \overline{BGH} is asserted when the bus is granted and the processor or BDMA requires control of the bus to continue.




Figure 28. Bus Request–Bus Grant

Memory Read

Table 18. Memory Read

| Parameter | Min | Max | Unit |
|--|---------------------|----------------------|------|
| <i>Timing Requirements:</i> | | | |
| t_{RDD} \overline{RD} Low to Data Valid ¹ | | $0.5t_{CK} - 5 + w$ | ns |
| t_{AA} A13–0, \overline{xMS} to Data Valid ² | | $0.75t_{CK} - 6 + w$ | ns |
| t_{RDH} Data Hold from \overline{RD} High | 0 | | ns |
| <i>Switching Characteristics:</i> | | | |
| t_{RP} \overline{RD} Pulse Width | $0.5t_{CK} - 3 + w$ | | ns |
| t_{CRD} CLKOUT High to \overline{RD} Low | $0.25t_{CK} - 2$ | $0.25t_{CK} + 4$ | ns |
| t_{ASR} A13–0, \overline{xMS} Setup before \overline{RD} Low | $0.25t_{CK} - 3$ | | ns |
| t_{RDA} A13–0, \overline{xMS} Hold after \overline{RD} Deasserted | $0.25t_{CK} - 3$ | | ns |
| t_{RWR} \overline{RD} High to \overline{RD} or \overline{WR} Low | $0.5t_{CK} - 3$ | | ns |

¹ w = wait states $3 t_{CK}$.

² $\overline{xMS} = \overline{PMS}, \overline{DMS}, \overline{CMS}, \overline{IOMS}, \overline{BMS}$.




Figure 29. Memory Read

ADSP-218xN

Memory Write

Table 19. Memory Write

| Parameter | Min | Max | Unit |
|---|----------------------|------------------|------|
| <i>Switching Characteristics:</i> | | | |
| t_{DW} Data Setup before \overline{WR} High ¹ | $0.5t_{CK} - 4 + w$ | | ns |
| t_{DH} Data Hold after \overline{WR} High | $0.25t_{CK} - 1$ | | ns |
| t_{WP} \overline{WR} Pulse Width | $0.5t_{CK} - 3 + w$ | | ns |
| t_{WDE} \overline{WR} Low to Data Enabled | 0 | | ns |
| t_{ASW} A13-0, \overline{xMS} Setup before \overline{WR} Low ² | $0.25t_{CK} - 3$ | | ns |
| t_{DDR} Data Disable before \overline{WR} or \overline{RD} Low | $0.25t_{CK} - 3$ | | ns |
| t_{CWR} CLKOUT High to \overline{WR} Low | $0.25t_{CK} - 2$ | $0.25t_{CK} + 4$ | ns |
| t_{AW} A13-0, \overline{xMS} Setup before \overline{WR} Deasserted | $0.75t_{CK} - 5 + w$ | | ns |
| t_{WRA} A13-0, \overline{xMS} Hold after \overline{WR} Deasserted | $0.25t_{CK} - 1$ | | ns |
| t_{WWR} \overline{WR} High to \overline{RD} or \overline{WR} Low | $0.5t_{CK} - 3$ | | ns |

¹ w = wait states $3 t_{CK}$.

² \overline{xMS} = \overline{PMS} , \overline{DMS} , \overline{CMS} , \overline{IOMS} , \overline{BMS} .




Figure 30. Memory Write

Serial Ports

Table 20. Serial Ports

| Parameter | | Min | Max | Unit |
|-----------------------------------|--|--------------|------------------|------|
| <i>Timing Requirements:</i> | | | | |
| t_{SCK} | SCLK Period | 30 | | ns |
| t_{SCS} | DR/TFS/RFS Setup Before SCLK Low | 4 | | ns |
| t_{SCH} | DR/TFS/RFS Hold After SCLK Low | 7 | | ns |
| t_{SCP} | SCLKIN Width | 12 | | ns |
| <i>Switching Characteristics:</i> | | | | |
| t_{CC} | CLKOUT High to SCLKOUT | $0.25t_{CK}$ | $0.25t_{CK} + 6$ | ns |
| t_{SCDE} | SCLK High to DT Enable | 0 | | ns |
| t_{SCDV} | SCLK High to DT Valid | | 7 | ns |
| t_{RH} | TFS/RFS _{OUT} Hold after SCLK High | 0 | | ns |
| t_{RD} | TFS/RFS _{OUT} Delay from SCLK High | | 7 | ns |
| t_{SCDH} | DT Hold after SCLK High | 0 | | ns |
| t_{TDE} | TFS (Alt) to DT Enable | 0 | | ns |
| t_{TDV} | TFS (Alt) to DT Valid | | 7 | ns |
| t_{SCDD} | SCLK High to DT Disable | | 7 | ns |
| t_{RDV} | RFS (Multichannel, Frame Delay Zero) to DT Valid | | 7 | ns |




Figure 31. Serial Ports

IDMA Write, Short Write Cycle**Table 22. IDMA Write, Short Write Cycle**

| Parameter | Min | Max | Unit |
|--|-----|-----|------|
| <i>Timing Requirements:</i> | | | |
| t_{IKW} \overline{IACK} Low Before Start of Write ¹ | 0 | | ns |
| t_{IWP} Duration of Write ^{1, 2} | 10 | | ns |
| t_{IDSU} IAD15–0 Data Setup Before End of Write ^{2, 3, 4} | 3 | | ns |
| t_{IDH} IAD15–0 Data Hold After End of Write ^{2, 3, 4} | 2 | | ns |
| <i>Switching Characteristic:</i> | | | |
| t_{IKHW} Start of Write to \overline{IACK} High | | 10 | ns |


¹ Start of Write = \overline{IS} Low and \overline{IWR} Low.² End of Write = \overline{IS} High or \overline{IWR} High.³ If Write Pulse ends before \overline{IACK} Low, use specifications t_{IDSU} , t_{IDH} .⁴ If Write Pulse ends after \overline{IACK} Low, use specifications t_{IKSU} , t_{IKH} .

Figure 33. IDMA Write, Short Write Cycle

IDMA Read, Long Read Cycle**Table 24. IDMA Read, Long Read Cycle**

| Parameter | Min | Max | Unit |
|--|-----------------|-----|------|
| <i>Timing Requirements:</i> | | | |
| t_{IKR} \overline{IACK} Low Before Start of Read ¹ | 0 | | ns |
| t_{IRK} End of read After \overline{IACK} Low ² | 2 | | ns |
| <i>Switching Characteristics:</i> | | | |
| t_{IKHR} \overline{IACK} High After Start of Read ¹ | | 10 | ns |
| t_{IKDS} IAD15-0 Data Setup Before \overline{IACK} Low | $0.5t_{CK} - 3$ | | ns |
| t_{IKDH} IAD15-0 Data Hold After End of Read ² | 0 | | ns |
| t_{IKDD} IAD15-0 Data Disabled After End of Read ² | | 10 | ns |
| t_{IRDE} IAD15-0 Previous Data Enabled After Start of Read | 0 | | ns |
| t_{IRDV} IAD15-0 Previous Data Valid After Start of Read | | 11 | ns |
| t_{IRDH1} IAD15-0 Previous Data Hold After Start of Read (DM/PM1) ³ | $2t_{CK} - 5$ | | ns |
| t_{IRDH2} IAD15-0 Previous Data Hold After Start of Read (PM2) ⁴ | $t_{CK} - 5$ | | ns |


¹ Start of Read = \overline{IS} Low and \overline{IRD} Low.² End of Read = \overline{IS} High or \overline{IRD} High.³ DM read or first half of PM read.⁴ Second half of PM read.

Figure 35. IDMA Read, Long Read Cycle

ADSP-218xN

IDMA Read, Short Read Cycle

Table 25. IDMA Read, Short Read Cycle

| Parameter ^{1,2} | Min | Max | Unit |
|--|-----|---------------|------|
| <i>Timing Requirements:</i> | | | |
| t_{IKR} \overline{IACK} Low Before Start of Read ³ | 0 | | ns |
| t_{IRP1} Duration of Read (DM/PM1) ⁴ | 10 | $2t_{CK} - 5$ | ns |
| t_{IRP2} Duration of Read (PM2) ⁵ | 10 | $t_{CK} - 5$ | ns |
| <i>Switching Characteristics:</i> | | | |
| t_{IKHR} \overline{IACK} High After Start of Read ³ | | 10 | ns |
| t_{IKDH} IAD15–0 Data Hold After End of Read ⁶ | 0 | | ns |
| t_{IKDD} IAD15–0 Data Disabled After End of Read ⁶ | | 10 | ns |
| t_{IRDE} IAD15–0 Previous Data Enabled After Start of Read | 0 | | ns |
| t_{IRDV} IAD15–0 Previous Data Valid After Start of Read | | 10 | ns |

¹ Short Read Only must be disabled in the IDMA overlay memory mapped register. This mode is disabled by clearing (=0) Bit 14 of the IDMA overlay register, and is disabled by default upon reset.

² Consider using the Short Read Only mode, instead, because Short Read mode is not applicable at high clock frequencies.

³ Start of Read = \overline{IS} Low and \overline{IRD} Low.

⁴ DM Read or first half of PM Read.

⁵ Second half of PM Read.

⁶ End of Read = \overline{IS} High or \overline{IRD} High.




Figure 36. IDMA Read, Short Read Cycle

Table 27. LQFP Package Pinout

| Pin No. | Pin Name |
|---------|---------------------------------|
| 1 | A4/ IAD3 |
| 2 | A5/ IAD4 |
| 3 | GND |
| 4 | A6/ IAD5 |
| 5 | A7/ IAD6 |
| 6 | A8/ IAD7 |
| 7 | A9/ IAD8 |
| 8 | A10/ IAD9 |
| 9 | A11/ IAD10 |
| 10 | A12/ IAD11 |
| 11 | A13/ IAD12 |
| 12 | GND |
| 13 | CLKIN |
| 14 | XTAL |
| 15 | V _{DDEXT} |
| 16 | CLKOUT |
| 17 | GND |
| 18 | V _{DDINT} |
| 19 | $\overline{\text{WR}}$ |
| 20 | $\overline{\text{RD}}$ |
| 21 | $\overline{\text{BMS}}$ |
| 22 | $\overline{\text{DMS}}$ |
| 23 | $\overline{\text{PMS}}$ |
| 24 | $\overline{\text{IOMS}}$ |
| 25 | $\overline{\text{CMS}}$ |
| 26 | $\overline{\text{IRQE}}$ + PF4 |
| 27 | $\overline{\text{IRQLO}}$ + PF5 |
| 28 | GND |
| 29 | $\overline{\text{IRQLT}}$ + PF6 |
| 30 | $\overline{\text{IRQ2}}$ + PF7 |
| 31 | DT0 |
| 32 | TFS0 |
| 33 | RFS0 |
| 34 | DR0 |
| 35 | SCLK0 |
| 36 | V _{DDEXT} |
| 37 | DT1/FO |
| 38 | TFS1/ $\overline{\text{IRQ1}}$ |
| 39 | RFS1/ $\overline{\text{IRQ0}}$ |
| 40 | DR1/FI |
| 41 | GND |
| 42 | SCLK1 |
| 43 | $\overline{\text{ERESET}}$ |
| 44 | $\overline{\text{RESET}}$ |
| 45 | $\overline{\text{EMS}}$ |
| 46 | EE |
| 47 | ECLK |
| 48 | ELOUT |
| 49 | ELIN |
| 50 | $\overline{\text{EINT}}$ |

Table 27. LQFP Package Pinout (Continued)

| Pin No. | Pin Name |
|---------|------------------------------|
| 51 | $\overline{\text{EBR}}$ |
| 52 | $\overline{\text{BR}}$ |
| 53 | $\overline{\text{EBG}}$ |
| 54 | $\overline{\text{BG}}$ |
| 55 | D0/ IAD13 |
| 56 | D1/ IAD14 |
| 57 | D2/ IAD15 |
| 58 | D3/ $\overline{\text{IACK}}$ |
| 59 | V _{DDINT} |
| 60 | GND |
| 61 | D4/ $\overline{\text{IS}}$ |
| 62 | D5/ IAL |
| 63 | D6/ $\overline{\text{IRD}}$ |
| 64 | D7/ $\overline{\text{IWR}}$ |
| 65 | D8 |
| 66 | GND |
| 67 | V _{DDEXT} |
| 68 | D9 |
| 69 | D10 |
| 70 | D11 |
| 71 | GND |
| 72 | D12 |
| 73 | D13 |
| 74 | D14 |
| 75 | D15 |
| 76 | D16 |
| 77 | D17 |
| 78 | D18 |
| 79 | D19 |
| 80 | GND |
| 81 | D20 |
| 82 | D21 |
| 83 | D22 |
| 84 | D23 |
| 85 | FL2 |
| 86 | FL1 |
| 87 | FL0 |
| 88 | PF3 [Mode D] |
| 89 | PF2 [Mode C] |
| 90 | V _{DDEXT} |
| 91 | $\overline{\text{PWD}}$ |
| 92 | GND |
| 93 | PF1 [Mode B] |
| 94 | PF0 [Mode A] |
| 95 | $\overline{\text{BGH}}$ |
| 96 | PWDACK |
| 97 | A0 |
| 98 | A1/ IAD0 |
| 99 | A2/ IAD1 |
| 100 | A3/ IAD2 |

ADSP-218xN

BGA PACKAGE PINOUT

The BGA package pinout is shown in [Figure 39](#) and in [Table 28](#). Pin names in bold text in the table replace the plain text named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [] are state bits latched from the

value of the pin at the deassertion of $\overline{\text{RESET}}$. The multiplexed pins DT1/FO, TFS1/ $\overline{\text{IRQ1}}$, RFS1/ $\overline{\text{IRQ0}}$, and DR1/FI, are mode selectable by setting Bit 10 (SPORT1 configure) of the System Control Register. If Bit 10 = 1, these pins have serial port functionality. If Bit 10 = 0, these pins are the external interrupt and flag pins. This bit is set to 1 by default upon reset.

| 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
|----------------------------|------------------------|-------------------------|------------------------------|--------------------------------|--------------------------------|-------------------------|-------------------------|--------------------------|--|---------------------------------------|--|---|
| GND | GND | D22 | NC | NC | NC | GND | NC | A0 | GND | A1/IAD0 | A2/IAD1 | A |
| D16 | D17 | D18 | D20 | D23 | V _{DDEXT} | GND | NC | NC | GND | A3/IAD2 | A4/IAD3 | B |
| D14 | NC | D15 | D19 | D21 | V _{DDEXT} | $\overline{\text{PWD}}$ | A7/IAD6 | A5/IAD4 | $\overline{\text{RD}}$ | A6/IAD5 | PWDACK | C |
| GND | NC | D12 | D13 | NC | PF2 [MODE C] | PF1 [MODE B] | A9/IAD8 | $\overline{\text{BGH}}$ | NC | $\overline{\text{WR}}$ | NC | D |
| D10 | GND | V _{DDEXT} | GND | GND | PF3 [MODE D] | FL2 | PF0 [MODE A] | FL0 | A8/IAD7 | V _{DDEXT} | V _{DDEXT} | E |
| D9 | NC | D8 | D11 | D7/ $\overline{\text{IWR}}$ | NC | NC | FL1 | A11/IAD10 | A12/IAD11 | NC | A13/IAD12 | F |
| D4/ $\overline{\text{IS}}$ | NC | NC | D5/IAL | D6/ $\overline{\text{IRD}}$ | NC | NC | NC | A10/IAD9 | GND | NC | XTAL | G |
| GND | NC | GND | D3/ $\overline{\text{IACK}}$ | D2/IAD15 | TFS0 | DT0 | V _{DDINT} | GND | GND | GND | CLKIN | H |
| V _{DDINT} | V _{DDINT} | D1/IAD14 | $\overline{\text{BG}}$ | RFS1/ $\overline{\text{IRQ0}}$ | D0/IAD13 | SCLK0 | V _{DDEXT} | V _{DDEXT} | NC | V _{DDINT} | CLKOUT | J |
| $\overline{\text{EBG}}$ | $\overline{\text{BR}}$ | $\overline{\text{EBR}}$ | $\overline{\text{ERESET}}$ | SCLK1 | TFS1/ $\overline{\text{IRQ1}}$ | RFS0 | $\overline{\text{DMS}}$ | $\overline{\text{BMS}}$ | NC | NC | NC | K |
| $\overline{\text{EINT}}$ | ELOUT | ELIN | $\overline{\text{RESET}}$ | GND | DR0 | $\overline{\text{PMS}}$ | GND | $\overline{\text{IOMS}}$ | $\overline{\text{IRQL1}} + \text{PF6}$ | NC | $\overline{\text{IRQE}} + \text{PF4}$ | L |
| ECLK | EE | $\overline{\text{EMS}}$ | NC | GND | DR1/FI | DT1/FO | GND | $\overline{\text{CMS}}$ | NC | $\overline{\text{IRQ2}} + \text{PF7}$ | $\overline{\text{IRQL0}} + \text{PF5}$ | M |

Figure 39. 144-Ball BGA Package Pinout (Bottom View)

ADSP-218xN

Table 28. BGA Package Pinout
(Continued)

| Ball No. | Pin Name |
|----------|---------------------------------|
| J03 | NC |
| J04 | V _{DDEXT} |
| J05 | V _{DDEXT} |
| J06 | SCLK0 |
| J07 | D0/ IAD13 |
| J08 | RFS1/ $\overline{\text{IRQ0}}$ |
| J09 | $\overline{\text{BG}}$ |
| J10 | D1/ IAD14 |
| J11 | V _{DDINT} |
| J12 | V _{DDINT} |
| K01 | NC |
| K02 | NC |
| K03 | NC |
| K04 | $\overline{\text{BMS}}$ |
| K05 | $\overline{\text{DMS}}$ |
| K06 | RFS0 |
| K07 | TFS1/ $\overline{\text{IRQ1}}$ |
| K08 | SCLK1 |
| K09 | $\overline{\text{ERESET}}$ |
| K10 | $\overline{\text{EBR}}$ |
| K11 | $\overline{\text{BR}}$ |
| K12 | $\overline{\text{EBG}}$ |
| L01 | $\overline{\text{IRQE}}$ + PF4 |
| L02 | NC |
| L03 | $\overline{\text{IRQL1}}$ + PF6 |
| L04 | $\overline{\text{IOMS}}$ |
| L05 | GND |
| L06 | $\overline{\text{PMS}}$ |
| L07 | DR0 |
| L08 | GND |
| L09 | $\overline{\text{RESET}}$ |
| L10 | ELIN |
| L11 | ELOUT |
| L12 | $\overline{\text{EINT}}$ |
| M01 | $\overline{\text{IRQLO}}$ + PF5 |
| M02 | $\overline{\text{IRQL2}}$ + PF7 |
| M03 | NC |
| M04 | $\overline{\text{CMS}}$ |
| M05 | GND |
| M06 | DT1/FO |
| M07 | DR1/FI |
| M08 | GND |
| M09 | NC |
| M10 | $\overline{\text{EMS}}$ |
| M11 | EE |
| M12 | ECLK |

