E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Active
Туре	Fixed Point
Interface	Host Interface, Serial Port
Clock Rate	80MHz
Non-Volatile Memory	External
On-Chip RAM	192kB
Voltage - I/O	1.8V, 2.5V, 3.3V
Voltage - Core	1.80V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-2189nkstz-320

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

such as SCLK, CLKOUT, and timer clock, are reduced by the same ratio. The default form of the instruction, when no clock divisor is given, is the standard IDLE instruction.

When the IDLE (n) instruction is used, it effectively slows down the processor's internal clock and thus its response time to incoming interrupts. The one-cycle response time of the standard idle state is increased by n, the clock divisor. When an enabled interrupt is received, ADSP-218xN series members remain in the idle state for up to a maximum of n processor cycles (n = 16, 32, 64, or 128) before resuming normal operation.

When the IDLE (n) instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor's reduced internal clock rate. Under these conditions, interrupts must not be generated at a

faster rate than can be serviced, due to the additional time the processor takes to come out of the idle state (a maximum of n processor cycles).

SYSTEM INTERFACE

Figure 2 shows typical basic system configurations with the ADSP-218xN series, two serial devices, a byte-wide EPROM, and optional external program and data overlay memories (mode-selectable). Programmable wait state generation allows the processor to connect easily to slow peripheral devices. ADSP-218xN series members also provide four external interrupts and two serial ports or six external interrupts and one serial port. Host Memory Mode allows access to the full external data bus, but limits addressing to a single address bit (A0). Through the use of external hardware, additional system peripherals can be added in this mode to generate and latch address signals.




Figure 2. Basic System Interface




Figure 7. ADSP-2187 Memory Architecture




Figure 8. ADSP-2188 Memory Architecture




Figure 9. ADSP-2189 Memory Architecture

Program Memory

Program Memory (Full Memory Mode) is a 24-bit-wide space for storing both instruction opcodes and data. The member DSPs of this series have up to 48K words of Program Memory RAM on chip, and the capability of accessing up to two 8K external memory overlay spaces, using the external data bus. The EZ-ICE uses the EE (emulator enable) signal to take control of the ADSP-218xN in the target system. This causes the processor to use its $\overline{\text{ERESET}}$, $\overline{\text{EBR}}$, and $\overline{\text{EBG}}$ pins instead of the $\overline{\text{RESET}}$, $\overline{\text{BR}}$, and $\overline{\text{BG}}$ pins. The $\overline{\text{BG}}$ output is three-stated. These signals do not need to be jumper-isolated in the system.

The EZ-ICE connects to the target system via a ribbon cable and a 14-pin female plug. The female plug is plugged onto the 14pin connector (a pin strip header) on the target board.

Target Board Connector for EZ-ICE Probe

The EZ-ICE connector (a standard pin strip header) is shown in Figure 16. This connector must be added to the target board design to use the EZ-ICE. Be sure to allow enough room in the system to fit the EZ-ICE probe onto the 14-pin connector.




Figure 16. Target Board Connector for EZ-ICE

The 14-pin, 2-row pin strip header is keyed at the Pin 7 location—Pin 7 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1×0.1 inch. The pin strip header must have at least 0.15 inch clearance on all sides to accept the EZ-ICE probe plug.

Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec.

Target Memory Interface

For the target system to be compatible with the EZ-ICE emulator, it must comply with the following memory interface guidelines:

Design the Program Memory (PM), Data Memory (DM), Byte Memory (BM), I/O Memory (IOM), and Composite Memory (CM) external interfaces to comply with worst-case device timing requirements and switching characteristics as specified in this data sheet. The performance of the EZ-ICE may approach published worst-case specification for some memory access timing requirements and switching characteristics.

Note: If the target does not meet the worst-case chip specification for memory access parameters, the circuitry may not be able to be emulated at the desired CLKIN frequency. Depending on the severity of the specification violation, the system may be difficult to manufacture, as DSP components statistically vary in switching characteristic and timing requirements, within published limits.

Restriction: All memory strobe signals on the ADSP-218xN ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{PMS}}$, $\overline{\text{DMS}}$, $\overline{\text{BMS}}$, $\overline{\text{CMS}}$, and $\overline{\text{IOMS}}$) used in the target system must have 10 k Ω pull-up resistors connected when the EZ-ICE is being used. The pull-up resistors are necessary because there are no internal pull-ups to guarantee their state during prolonged three-state conditions resulting from typical EZ-ICE debugging sessions. These resistors may be removed when the EZ-ICE is not being used.

Target System Interface Signals

When the EZ-ICE board is installed, the performance on some system signals changes. Design the system to be compatible with the following system interface signal changes introduced by the EZ-ICE board:

- EZ-ICE emulation introduces an 8 ns propagation delay between the target circuitry and the DSP on the RESET signal.
- EZ-ICE emulation introduces an 8 ns propagation delay between the target circuitry and the DSP on the BR signal.
- EZ-ICE emulation ignores RESET and BR, when single-stepping.
- EZ-ICE emulation ignores **RESET** and **BR** when in Emulator Space (DSP halted).
- EZ-ICE emulation ignores the state of target BR in certain modes. As a result, the target system may take control of the DSP's external memory bus only if bus grant (BG) is asserted by the EZ-ICE board's DSP.

ADDITIONAL INFORMATION

This data sheet provides a general overview of ADSP-218xN series functionality. For additional information on the architecture and instruction set of the processor, refer to the *ADSP-218x DSP Hardware Reference and the* ADSP-218x DSP Instruction Set Reference.

Table 12. Unused Pin Terminations (Continued)

	I/O 3-State	Reset		
Pin Name ¹	$(Z)^2$	State	Hi-Z ³ Caused By	Unused Configuration
D23-8	I/O (Z)	Hi-Z	BR, EBR	Float
D7 or	I/O (Z)	Hi-Z	BR, EBR	Float
IWR	1			High (Inactive)
D6 or	I/O (Z)	Hi-Z	BR, EBR	Float
IRD		1	BR, EBR	High (Inactive)
D5 or	I/O (Z)	Hi-Z	- , -	Float
IAL		1		Low (Inactive)
D4 or	I/O (Z)	Hi-Z	BR, EBR	Float
ĪS	1	1	- , -	High (Inactive)
D3 or	I/O (Z)	Hi-Z	BR, EBR	Float
IACK			- , -	Float
D2-0 or	I/O (Z)	Hi-Z	BR, EBR	Float
IAD15–13	I/O (Z)	Hi-Z	IS	Float
PMS	O (Z)	0	BR, EBR	Float
DMS	O (Z)	0	BR, EBR	Float
BMS	O (Z)	0	BR, EBR	Float
IOMS	O (Z)	0	BR, EBR	Float
CMS	O (Z)	0	BR, EBR	Float
RD	O (Z)	0	BR, EBR	Float
WR	O (Z)	0	$\overline{\text{BR}}, \overline{\text{EBR}}$	Float
BR	(<u> </u>)		2.1, 2011	High (Inactive)
BG	O (Z)	0	EE	Float
BGH	0	0		Float
IRQ2/PF7	I/O (Z)	I		Input = High (Inactive) or Program as Output, Set to 1, Let Float ⁵
IRQL1/PF6	I/O (Z)	I		Input = High (Inactive) or Program as Output, Set to 1, Let Float ⁵
IRQL0/PF5	I/O (Z)	I		Input = High (Inactive) or Program as Output, Set to 1, Let Float ⁵
IRQE/PF4	I/O (Z)	I		Input = High (Inactive) or Program as Output, Set to 1, Let $Float^{5}$
PWD	1	I		High
SCLK0	I/O	I		Input = High or Low, Output = Float
RFS0	I/O	I		High or Low
DR0	1	I		High or Low
TFS0	I/O	I		High or Low
DT0	0	0		Float
SCLK1	I/O	I		Input = High or Low, Output = Float
RFS1/IRQ0	I/O	I		High or Low
DR1/FI	1	I		High or Low
TFS1/IRQ1	I/O	I		High or Low
DT1/FO	0	0		Float
EE	1	1		Float
EBR	1	I		Float
EBG	0	0		Float

Table 12. Unused Pin Terminations (Continued)

Pin Name ¹	I/O 3-State (Z) ²	Reset State	Hi-Z ³ Caused By	Unused Configuration	
ERESET	I	1		Float	
EMS	0	0		Float	
EINT	I	1		Float	
ECLK	I	1		Float	
ELIN	I	1		Float	
ELOUT	0	0		Float	

 1 CLKIN, $\overline{\text{RESET}},$ and PF3–0/Mode D–A are not included in this table because these pins must be used.

² All bidirectional pins have three-stated outputs. When the pin is configured as an output, the output is Hi-Z (high impedance) when inactive.

 3 Hi-Z = High Impedance.

⁴ If the CLKOUT pin is not used, turn it OFF, using CLKODIS in SPORT0 autobuffer control register.

⁵ If the Interrupt/Programmable Flag pins are not used, there are two options: Option 1: When these pins are configured as INPUTS at reset and function as interrupts and input flag pins, pull the pins High (inactive). Option 2: Program the unused pins as OUTPUTS, set them to 1 prior to enabling interrupts, and let pins float.

Parameter ¹	Description	Test Conditions	Min	Тур Мах	Unit
I _{DD}	Supply Current (Idle) ⁹	@ $V_{DDINT} = 1.9 V$, $t_{CK} = 12.5 ns$, $T_{AMB} = 25^{\circ}C$		6.5	mA
I _{DD}	Supply Current (Dynamic) ¹⁰	@ $V_{DDINT} = 1.9 V$, $t_{CK} = 12.5 ns^{11}$, $T_{AMB} = 25^{\circ}C$		26	mA
I _{DD}	Supply Current (Power-Down) ¹²	@ $V_{DDINT} = 1.8 V$, $T_{AMB} = 25^{\circ}C$ in Lowest Power Mode		100	μΑ
Cı	Input Pin Capacitance ^{3, 6}	@ $V_{IN} = 1.8 V$, $f_{IN} = 1.0 MHz$, $T_{AMB} = 25^{\circ}C$		8	pF
Co	Output Pin Capacitance ^{6, 7, 12, 13}	@ $V_{IN} = 1.8 V$, $f_{IN} = 1.0 MHz$, $T_{AMB} = 25^{\circ}C$		8	pF

¹Specifications subject to change without notice.

² Bidirectional pins: D23-0, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A13-1, PF7-0.

³Input only pins: CLKIN, RESET, BR, DR0, DR1, PWD.

⁴Output pins: BG, PMS, DMS, BMS, IOMS, CMS, RD, WR, PWDACK, A0, DT0, DT1, CLKOUT, FL2-FL0, BGH.

⁵ Although specified for TTL outputs, all ADSP-218xN outputs are CMOS-compatible and will drive to V_{DDEXT} and GND, assuming no dc loads.

⁶Guaranteed but not tested.

⁷ Three-statable pins: A13 – A1, D23 – D0, PMS, DMS, BMS, IOMS, CMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RFS1, PF7 – PF0.

 8 0 V on BR.

⁹Idle refers to ADSP-218xN state of operation during execution of IDLE instruction. Deasserted pins are driven to either V_{DD} or GND.

¹⁰I_{DD} measurement taken with all instructions executing from internal memory. 50% of the instructions are multifunction (Types 1, 4, 5, 12, 13, 14), 30% are Type 2 and Type 6, and 20% are idle instructions.

 $^{11}\mathrm{V_{IN}}$ = 0 V and 3 V. For typical values for supply currents, refer to Power Dissipation section.

¹²See ADSP-218x DSP Hardware Reference for details.

¹³Output pin capacitance is the capacitive load for any three-stated output pin.

ABSOLUTE MAXIMUM RATINGS

-	
Parameter	Rating
Internal Supply Voltage (V _{DDINT}) ¹	-0.3 V to +2.2 V
External Supply Voltage (V _{DDEXT})	–0.3 V to +4.0 V
Input Voltage ²	–0.5 V to +4.0 V
Output Voltage Swing ³	-0.5 V to V _{DDEXT} $+0.5$ V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C

¹ Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

² Applies to Bidirectional pins (D23-0, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A13-1, PF7-0) and Input only pins (CLKIN, RESET, BR, DR0, DR1, PWD).

³ Applies to Output pins (BG, PMS, DMS, BMS, IOMS, CMS, RD, WR, PWDACK, A0, DT0, DT1, CLKOUT, FL2-0, BGH).

ESD SENSITIVITY

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-218xN features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TIMING SPECIFICATIONS

This section contains timing information for the DSP's external signals.

General Notes

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, parameters cannot be added up meaningfully to derive longer times.

Timing Notes

Switching characteristics specify how the processor changes its signals. Designers have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell what the processor will do in a given circumstance. Switching characteristics can also be used to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

Frequency Dependency For Timing Specifications

 $t_{\rm CK}$ is defined as 0.5 $t_{\rm CKI}.$ The ADSP-218xN uses an input clock with a frequency equal to half the instruction rate. For example, a 40 MHz input clock (which is equivalent to 25 ns) yields a 12.5 ns processor cycle (equivalent to 80 MHz). $t_{\rm CK}$ values within the range of 0.5 $t_{\rm CKI}$ period should be substituted for all relevant timing parameters to obtain the specification value.

Example: $t_{CKH} = 0.5 t_{CK} - 2 ns = 0.5 (12.5 ns) - 2 ns = 4.25 ns$

Output Drive Currents

Figure 21 shows typical I-V characteristics for the output drivers on the ADSP-218xN series. The curves represent the current drive capability of the output drivers as a function of output voltage.

Figure 23 shows the typical power-down supply current.

Capacitive Loading

Figure 24 and Figure 25 show the capacitive loading characteristics of the ADSP-218xN.




Figure 21. Typical Output Driver Characteristics for V_{DDEXT} at 3.6 V, 3.3 V, 2.5 V, and 1.8 V

Memory Read

Table 18. Memory Read

Paramet	er	Min	Max	Unit
Timing Re	equirements:			
t _{RDD}	RD Low to Data Valid ¹		$0.5t_{CK} - 5 + w$	ns
t _{AA}	A13–0, \overline{xMS} to Data Valid ²		$0.75t_{CK} - 6 + w$	ns
t _{RDH}	Data Hold from RD High	0		ns
Switching	Characteristics:			
t _{RP}	RD Pulse Width	0.5t _{CK} – 3 + w		ns
t _{CRD}	CLKOUT High to RD Low	0.25t _{CK} – 2	0.25t _{CK} + 4	ns
t _{ASR}	A13–0, xMS Setup before RD Low	0.25t _{CK} – 3		ns
t _{RDA}	A13–0, xMS Hold after RD Deasserted	0.25t _{CK} – 3		ns
t _{RWR}	RD High to RD or WR Low	0.5t _{CK} – 3		ns

 ${}^{1}w$ = wait states 3 t_{CK}. ${}^{2}\overline{\text{xMS}}$ = $\overline{\text{PMS}}$, $\overline{\text{DMS}}$, $\overline{\text{CMS}}$, $\overline{\text{IOMS}}$, $\overline{\text{BMS}}$.




Figure 29. Memory Read

Memory Write

Table 19. Memory Write

Paramete	er	Min Max	Unit
Switching	Characteristics:		
t _{DW}	Data Setup before WR High ¹	$0.5t_{CK} - 4 + w$	ns
t _{DH}	Data Hold after WR High	0.25t _{CK} – 1	ns
t _{WP}	WR Pulse Width	$0.5t_{CK} - 3 + w$	ns
t _{WDE}	WR Low to Data Enabled	0	ns
t _{ASW}	A13–0, xMS Setup before WR Low ²	0.25t _{CK} – 3	ns
t _{DDR}	Data Disable before WR or RD Low	0.25t _{CK} – 3	ns
t _{CWR}	CLKOUT High to WR Low	$0.25t_{CK} - 2$ $0.25t_{CK} + 4$	ns
t _{AW}	A13-0, xMS Setup before WR Deasserted	$0.75t_{CK} - 5 + w$	ns
t _{WRA}	A13–0, xMS Hold after WR Deasserted	0.25t _{CK} – 1	ns
t _{WWR}	WR High to RD or WR Low	0.5t _{CK} – 3	ns

 1 w = wait states 3 t_{CK}.

 $^{2}\overline{\text{xMS}} = \overline{\text{PMS}}, \overline{\text{DMS}}, \overline{\text{CMS}}, \overline{\text{IOMS}}, \overline{\text{BMS}}.$




Figure 30. Memory Write

IDMA Address Latch

Table 21. IDMA Address Latch

Paramete	er	Min	Max	Unit
Timing Re	quirements:			
t _{IALP}	Duration of Address Latch ^{1, 2}	10		ns
t _{IASU}	IAD15-0 Address Setup Before Address Latch End ²	5		ns
t _{IAH}	IAD15–0 Address Hold After Address Latch End ²	3		ns
t _{IKA}	IACK Low before Start of Address Latch ^{2, 3}	0		ns
t _{IALS}	Start of Write or Read After Address Latch End ^{2, 3}	3		ns
t _{IALD}	Address Latch Start After Address Latch End ^{1, 2}	2		ns

¹ Start of Address Latch = \overline{IS} Low and IAL High.

² End of Address Latch = \overline{IS} High or IAL Low. ³ Start of Write or Read = \overline{IS} Low and \overline{IWR} Low or \overline{IRD} Low.




Figure 32. IDMA Address Latch

IDMA Write, Short Write Cycle

Table 22. IDMA Write, Short Write Cycle

Paramete	er	Min	Max	Unit
Timing Re	equirements:			
t _{IKW}	IACK Low Before Start of Write ¹	0		ns
t _{IWP}	Duration of Write ^{1, 2}	10		ns
t _{IDSU}	IAD15-0 Data Setup Before End of Write ^{2, 3, 4}	3		ns
t _{IDH}	IAD15-0 Data Hold After End of Write ^{2, 3, 4}	2		ns
Switching	Characteristic:			
t _{IKHW}	Start of Write to IACK High		10	ns

¹ Start of Write = \overline{IS} Low and \overline{IWR} Low.

² End of Write = \overline{IS} High or \overline{IWR} High.

 3 If Write Pulse ends before \overline{IACK} Low, use specifications $t_{IDSU}, t_{IDH}.$

 4 If Write Pulse ends after \overline{IACK} Low, use specifications $t_{IKSU},\,t_{IKH}.$




Figure 33. IDMA Write, Short Write Cycle

IDMA Write, Long Write Cycle

Table 23. IDMA Write, Long Write Cycle

Paramet	er	Min	Max	Unit
Timing Re	quirements:			
t _{IKW}	IACK Low Before Start of Write ¹	0		ns
t _{IKSU}	IAD15–0 Data Setup Before End of Write ^{2, 3, 4}	0.5t _{CK} + 5		ns
t _{IKH}	IAD15-0 Data Hold After End of Write ^{2, 3, 4}	0		ns
Switching	Characteristics:			
t _{IKLW}	Start of Write to IACK Low ⁴	1.5t _{ск}		ns
t _{IKHW}	Start of Write to IACK High		10	ns

¹Start of Write = \overline{IS} Low and \overline{IWR} Low.

 2 If Write Pulse ends before \overline{IACK} Low, use specifications $t_{IDSU}, t_{IDH}.$

 3 If Write Pulse ends after \overline{IACK} Low, use specifications $t_{IKSU}, t_{IKH}.$

⁴ This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the ADSP-2100 Family User's Manual.




Figure 34. IDMA Write, Long Write Cycle

IDMA Read, Short Read Cycle in Short Read Only Mode

Table 26.	IDMA Read,	Short Read C	ycle in Short R	ead Only Mode
-----------	------------	--------------	-----------------	---------------

Paramete	er ¹	Min	Мах	Unit
Timing Re	quirements:			
t _{IKR}	IACK Low Before Start of Read ²	0		ns
t _{IRP}	Duration of Read ³	10		ns
Switching	Characteristics:			
t _{IKHR}	IACK High After Start of Read ²		10	ns
t _{IKDH}	IAD15-0 Previous Data Hold After End of Read ³	0		ns
t _{IKDD}	IAD15-0 Previous Data Disabled After End of Read ³		10	ns
t _{IRDE}	IAD15-0 Previous Data Enabled After Start of Read	0		ns
t _{IRDV}	IAD15-0 Previous Data Valid After Start of Read		10	ns

¹ Short Read Only is enabled by setting Bit 14 of the IDMA overlay Register to 1 (0x3FE7). Short Read Only can be enabled by the processor core writing to the register or by an external host writing to the register. Disabled by default.

² Start of Read = \overline{IS} Low and \overline{IRD} Low. Previous data remains until end of read.

³ End of Read = \overline{IS} High or \overline{IRD} High.




Figure 37. IDMA Read, Short Read Cycle in Short Read Only Mode

LQFP PACKAGE PINOUT

The LQFP package pinout is shown Figure 38 and in Table 27. Pin names in bold text in the table replace the plain-text-named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [] are state bits latched from the

value of the pin at the deassertion of $\overline{\text{RESET}}$. The multiplexed pins DT1/FO, TFS1/ $\overline{\text{IRQ1}}$, RFS1/ $\overline{\text{IRQ0}}$, and DR1/FI, are mode selectable by setting Bit 10 (SPORT1 configure) of the System Control Register. If Bit 10 = 1, these pins have serial port functionality. If Bit 10 = 0, these pins are the external interrupt and flag pins. This bit is set to 1 by default, upon reset.




Figure 38. 100-Lead LQFP Pin Configuration

Table 27. LQFP Package Pinout

 Table 27. LQFP Package Pinout (Continued)

Pin Name	Pin No.	Pin Name
A4/IAD3	51	EBR
A5/ IAD4	52	BR
GND	53	EBG
A6/ IAD5	54	BG
A7/ IAD6	55	D0/ IAD13
A8/ IAD7	56	D1/ IAD14
		D2/ IAD15
A10/ IAD9	58	D3/IACK
A11/ IAD10		V _{DDINT}
		GND
		D4/ IS
		D5/ IAL
		D6/IRD
		D7/ IWR
		D8
		GND
		V _{DDEXT}
		D9
		D10
		D10
		GND
		D12
		D13
		D14
		D15
		D16
		D17
		D18
		D19
		GND
		D20
		D21
		D22
		D23
	85	FL2
	86	FL1
DT1/FO	87	FLO
TFS1/IRQ1	88	PF3 [Mode D]
RFS1/IRQ0	89	PF2 [Mode C]
DR1/FI	90	V _{DDEXT}
GND	91	PWD
SCLK1	92	GND
ERESET	93	PF1 [Mode B]
RESET	94	PF0 [Mode A]
		BGH
		PWDACK
		AO
		A1/ IAD0
		A2/IAD1
EINT	100	A3/ IAD
	A4/IAD3 A5/IAD4 GND A6/IAD5 A7/IAD6 A8/IAD7 A9/IAD8 A10/IAD9 A11/IAD10 A12/IAD11 A13/IAD12 GND CLKIN XTAL V _{DDEXT} CLKOUT GND V _{DDINT} WR RD BMS DMS PMS IOMS CMS IRQE + PF4 IRQL + PF5 GND IRQ2 + PF7 DT0 TFS0 RFS0 DR0 SCLK0 V _{DDEXT} DT1/FO TFS1/IRQ0 DR1/FI GND SCLK1 ERSET RESET EMS EU EU EU EU EU EU	A4/IAD3 51 A5/IAD4 52 GND 53 A6/IAD5 54 A7/IAD6 55 A8/IAD7 56 A9/IAD8 57 A10/IAD9 58 A11/IAD10 59 A12/IAD11 60 A13/IAD12 61 GND 62 CLKIN 63 XTAL 64 Vocext 65 CLKOUT 66 GND 67 Vocext 68 WR 69 RD 70 BMS 71 DMS 72 PMS 73 OMS 74 CMS 75 IRQE + PF4 76 IRQE + PF5 77 GND 78 IRQE + PF7 80 DT0 81 TFS0 82 RFS1/IRQ1 88 SCLK0

BGA PACKAGE PINOUT

The BGA package pinout is shown in Figure 39 and in Table 28. Pin names in bold text in the table replace the plain text named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [] are state bits latched from the

value of the pin at the deassertion of $\overline{\text{RESET}}$. The multiplexed pins DT1/FO, TFS1/ $\overline{\text{IRQ1}}$, RFS1/ $\overline{\text{IRQ0}}$, and DR1/FI, are mode selectable by setting Bit 10 (SPORT1 configure) of the System Control Register. If Bit 10 = 1, these pins have serial port functionality. If Bit 10 = 0, these pins are the external interrupt and flag pins. This bit is set to 1 by default upon reset.

12	11	10	9	8	7	6	5	4	3	2	1	_
GND	GND	D22	NC	NC	NC	GND	NC	AO	GND	A1/IAD0	A2/IAD1	А
D16	D17	D18	D20	D23	V _{ddext}	GND	NC	NC	GND	A3/IAD2	A4/IAD3	в
D14	NC	D15	D19	D21	V _{ddext}	PWD	A7/IAD6	A5/IAD4	RD	A6/IAD5	PWDACK	с
GND	NC	D12	D13	NC	PF2 [MODE C]	PF1 [MODE B]	A9/IAD8	BGH	NC	WR	NC	D
D10	GND	V _{ddext}	GND	GND	PF3 [MODE D]	FL2	PF0 [MODE A]	FLO	A8/IAD7	V _{DDEXT}	V _{ddext}	E
D9	NC	D8	D11	D7/IWR	NC	NC	FL1	A11/IAD10	A12/IAD11	NC	A13/IAD12	F
D4/ĪS	NC	NC	D5/IAL	D6/IRD	NC	NC	NC	A10/IAD9	GND	NC	XTAL	G
GND	NC	GND	D3/IACK	D2/IAD15	TFSO	DT0	V _{ddint}	GND	GND	GND	CLKIN	н
V _{DDINT}	V _{ddint}	D1/IAD14	BG	RFS1/IRQ0	D0/IAD13	SCLK0	V _{ddext}	V _{ddext}	NC	V _{ddint}	CLKOUT	J
EBG	BR	EBR	ERESET	SCLK1	TFS1/IRQ1	RFS0	DMS	BMS	NC	NC	NC	к
EINT	ELOUT	ELIN	RESET	GND	DR0	PMS	GND	IOMS	IRQL1 + PF6	NC	IRQE + PF4	L
ECLK	EE	EMS	NC	GND	DR1/FI	DT1/FO	GND	CMS	NC	ĪRQ2 + PF7	IRQLO + PF5	м

Figure 39. 144-Ball BGA Package Pinout (Bottom View)

Table 28. BGA Package Pinout(Continued)

Ball No.	Pin Name
J03	NC
J04	V _{DDEXT}
J05	V _{DDEXT}
J06	SCLKO
J07	D0/IAD13
80L	RFS1/IRQ0
90	BG
J10	D1/ IAD14
J11	V _{DDINT}
J12	V _{DDINT}
K01	NC
K02	NC
K03	NC
K04	BMS
K05	DMS
K06	RFS0
K07	TFS1/IRQ1
K08	SCLK1 ERESET
K09 K10	EBR
K11	BR
K12	EBG
L01	IRQE + PF4
L01	NC
L02	IRQL1 + PF6
L04	IOMS
L05	GND
L06	PMS
L07	DRO
L08	GND
L09	RESET
L10	ELIN
L11	ELOUT
L12	EINT
M01	IRQL0 + PF5
M02	IRQL2 + PF7
M03	NC
M04	CMS
M05	GND
M06	DT1/FO
M07	DR1/FI
M08	GND
M09	NC
M10	EMS
M11	EE
M12	ECLK

OUTLINE DIMENSIONS





Figure 40. 144-Ball BGA [CSP_BGA] (BC-144-6)






Figure 41. 100-Lead Low Profile Quad Flat Package [LQFP] (ST-100-1)

SURFACE MOUNT DESIGN

Table 29 is provided as an aid to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface Mount Design and Land Pattern Standard.*

Table 29. BGA Data for Use with Surface Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size	
144-Ball BGA	Solder Mask	0.40 mm	0.50 mm	
(BC-144-6)	Defined	diameter	diameter	

ORDERING GUIDE

	Temperature	Instruction	Package	Package	
Model	Range ¹	Rate (MHz)	Description	Option	
ADSP-2184NBCA-320	-40°C to +85°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2184NBST-320	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2184NKCA-320	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2184NKST-320	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2184NKSTZ-320 ²	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2185NBCA-320	-40°C to +85°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2185NBST-320	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2185NBSTZ-320 ²	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2185NKCA-320	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2185NKST-320	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2185NKSTZ-320 ²	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2186NBCA-320	-40°C to +85°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2186NBST-320	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2186NBSTZ-320 ²	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2186NKCA-320	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2186NKST-320	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2186NKSTZ-320 ²	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2187NBCA-320	-40°C to +85°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2187NBST-320	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2187NBSTZ-320 ²	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2187NKCA-320	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2187NKST-320	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2187NKSTZ-320 ²	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2188NBCA-320	-40°C to +85°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2188NBST-320	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2188NBSTZ-320 ²	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2188NKCA-320	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2188NKCAZ-320 ²	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2188NKST-320	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2188NKSTZ-320 ²	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2189NBCA-320	-40°C to +85°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2189NBCAZ-320 ²	-40°C to +85°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2189NBST-320	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2189NBSTZ-320 ²	-40°C to +85°C	80	100-Lead LQFP	ST-100-1	
ADSP-2189NKCA-320	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2189NKCAZ-320 ²	0°C to 70°C	80	144-Ball CSP_BGA	BC-144-6	
ADSP-2189NKST-320	0°C to 70°C	80	100-Lead LQFP	ST-100-1	
ADSP-2189NKSTZ-320 ²	0°C to 70°C	80	100-Lead LQFP	ST-100-1	

 1 Ranges shown represent ambient temperature. 2 Z = Pb-free part.