




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	EBI/EMI, I ² C, SCI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	140
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 2x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LFBGA
Supplier Device Package	176-LFBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56107wdbg-u0

Classification	Module/Function	Description
Interrupt	Interrupt control unit	- Peripheral function interrupts: 116 - External interrupts: 16 (pins IRQ15 to IRQ0) - Non-maskable interrupt: 1 (the NMI pin) - Eight priority orders specifiable
External bus extension		- The external address space can be divided into eight areas (CS0 to CS7), each of which is independently controllable. - Capacity of each area: 16 Mbytes - Chip-select signals (CS0# to CS7#) can be output for each area. 8-bit or 16-bit bus space can be specified for each area. - The data arrangement is selectable as little endian or big endian for each area. (only for data) - Separate bus system - Wait control - Write buffer programming
DMA	DMA controller	4-channel DMA transfer available - Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions
	Data transfer controller	- Three transfer modes: Normal transfer, repeat transfer, and block transfer - Activated by interrupt requests (chain transfer enabled)
I/O ports	Programmable I/O ports	- I/O pins: 117 (144-pin LQFP), 140 (176-pin LFBGA) - Pull-up resistors: 40 - Open-drain outputs: 16 5-V tolerance: 10
Timer	16-bit timer pulse unit	(16 bits x 6 channels) x 2 units - Up to 16 pulse inputs and outputs - Select from among 7 or 8 counter-input clocks for each channel - Input capture/output compare function - Maximum of 15-phase PWM output possible in PWM mode - Buffered operation, phase counting mode (two-phase encoder input), and cascaded operation (32 bits x 2 channels) settable for each channel - PPG output trigger can be generated - Conversion start trigger for the A/D converter can be generated
	Programmable pulse generator	(4 bits x 4 groups) x 2 units - Provides pulse outputs by using the TPU output as a trigger - Maximum of 32-bit pulse output possible
	8-bit timer	(8 bits x 2 channels) x 2 units - Select from among 8 clock sources (7 internal clocks and 1 external clock) - Allows the output of pulse trains with a desired duty cycle or PWM signals - Cascading of 2 channels enables it to be used as a 16-bit timer - Generation of trigger to start A/D converter conversion - Capable of generating baud rate clock for SCI5 and SCI6
	Compare match timer	(16 bits x 2 channels) x 2 units - Select from among 4 counter-input clocks

1.2 List of Products

Table 1.2 is the list of products, and figure 1.1 shows how to read the product part no.

Table 1.2 List of Products

Part No.	Package	ROM Capacity	RAM Capacity	Data Flash	Operating Frequency (Max.)
R5F56108VNFP	PLQP0144KA-A	2 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56108VDFP	PLQP0144KA-A	2 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56108WNBG	PLBG0176GA-A	2 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56108WDBG	PLBG0176GA-A	2 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56107VNFP	PLQP0144KA-A	1.5 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56107VDFP	PLQP0144KA-A	1.5 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56107WNBG	PLBG0176GA-A	1.5 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56107WDBG	PLBG0176GA-A	1.5 Mbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56106VNFP	PLQP0144KA-A	1 Mbyte	128 Kbytes	32 Kbytes	100 MHz
R5F56106VDFP	PLQP0144KA-A	1 Mbyte	128 Kbytes	32 Kbytes	100 MHz
R5F56106WNBG	PLBG0176GA-A	1 Mbyte	128 Kbytes	32 Kbytes	100 MHz
R5F56106WDBG	PLBG0176GA-A	1 Mbyte	128 Kbytes	32 Kbytes	100 MHz
R5F56104VNFP	PLQP0144KA-A	768 Kbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56104VDFP	PLQP0144KA-A	768 Kbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56104WNBG	PLBG0176GA-A	768 Kbytes	128 Kbytes	32 Kbytes	100 MHz
R5F56104WDBG	PLBG0176GA-A	768 Kbytes	128 Kbytes	32 Kbytes	100 MHz

1.3 Block Diagram

Figure 1.2 shows a block diagram of the RX610 Group.




Figure 1.2 Block Diagram

1.4 Pin Assignments

Figures 1.3 and 1.4 show the pin assignments of the 176-pin LFBGA and the 144-pin LQFP, respectively. Figure 1.5 (assistance diagram) shows the pin assignment the 144-pin LQFP. Tables 1.3 and 1.4 show the lists of pins and pin functions of the 176-pin LFBGA and the 144-pin LQFP, respectively.

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	
15	PE0	PE2	PE5	PG5	VSS	PA1	PA5	PH1	P70	P74	PB3	PB6	PC1	VCC	PC3	15
14	PD6	PE1	PE3	PE7	PG6	PA0	PA4	PH0	VCC	P73	PB4	PC0	PC2	PC4	PC5	14
13	PD4	PD5	PD7	PE6	PG7	PA2	PA6	VSS	P71	PB1	PB5	VSS	PH2	PC6	P75	13
12	P63	VCC	VSS	PE4	VCC	PA3	PA7	PB0	P72	PB2	PB7	PC7	P76	P77	PH3	12
11	P60	P61	P62	P64	RX610Group PLBG0176GA-A (176-pin LFBGA) (Upper perspective view)							PH4	VSS	VCC	PH5	11
10	PD1	PD0	PD2	PD3								P51	P50	PH6	PH7	10
9	PG2	PG1	PG3	PG4								P81	P80	P52	P53	9
8	P97	P96	BSCANP	PG0								P83	VSS	VCC	P82	8
7	P93	P92	P94	P95								P57	P56	P54	P55	7
6	P90	VCC	VSS	P91								P37	P36	P84	P35	6
5	P46	P45	P47	P44								P14	P12	P11	P10	5
4	P43	P42	P41	P40	P00	MDE	P86	VSS	P34	P33	PF0	VSS	P16	P15	P13	4
3	VREFL	VREFH	P03	AVSS	EMLE	VCL	P85	EXTAL	PF6	P32	PF3	VCC	P20	PLLVC	PLLVS	3
2	AVCC	P05	P66	P01	WDOVF#	MD0	XTAL	NMI	PF4	P30	PF1	P26	P24	P22	P17	2
1	P04	P67	P02	P65	VSS	MD1	RES#	VCC	PF5	P31	PF2	P27	P25	P23	P21	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	

Figure 1.3 Pin Assignment of the 176-pin LFBGA

Table 1.3 List of Pins and Pin Functions (176-Pin LFBGA)

Pin No.	Power Supply							
176-Pin LFBGA	Clock System Control	I/O Port	Interrupt	External Bus	Timer	Communication	Analog	On-Chip Emulator
A1		P04	IRQ12-A		TMCI3	TxD4		TDI
A2	AVCC							
A3	VREFL							
A4		P43	IRQ11-B				AN3	
A5		P46	IRQ14-B				AN6	
A6		P90					AN8	
A7		P93					AN11	
A8		P97					AN15	
A9		PG2						
A10		PD1		D1				
A11		P60		CS0#/ CS4#-A/ CS5#-B				
A12		P63		CS3#-A/ CS7#-A				
A13		PD4		D4				
A14		PD6		D6				
A15		PE0		D8				
B1		P67					DA1	
B2		P05	IRQ13-A		TMO3	RxD4		TCK
B3	VREFH							
B4		P42	IRQ10-B				AN2	
B5		P45	IRQ13-B				AN5	
B6	VCC							
B7		P92					AN10	
B8		P96					AN14	
B9		PG1						
B10		PD0		D0				
B11		P61		CS1#/ CS2#-B/ CS5#-A/ CS6#-B/ CS7#-B				
B12	VCC							
B13		PD5		D5				
B14		PE1		D9				
B15		PE2		D10				
C1		P02	IRQ10-A		TMO2	SCK6		TRST#
C2		P66					DA0	
C3		P03	IRQ11-A		TMRI3	SCK4		TMS
C4		P41	IRQ9-B				AN1	
C5		P47	IRQ15-B				AN7	

1.5 Pin Functions

Table 1.5 lists the pin functions.

Table 1.5 Pin Functions

Classifications	Pin Name	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply.
	VCL	Input	Connect this pin to VSS via a 0.1-μF capacitor. The capacitor should be placed close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
	PLLVC	Input	Power supply pin for the PLL circuit. Connect it to the system power supply.
	PLLVSS	Input	Ground pin for the PLL circuit
Clock	XTAL	Input	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.
	EXTAL	Input	
	BCLK	Output	Outputs the system clock for external devices.
Operating mode control	MD0, MD1, MDE	Input	Pins for setting the operating mode. The signal levels on these pins must not be changed during operation.
System control	RES#	Input	Reset signal input pin. This LSI enters the reset state when this signal goes low.
	EMLE	Input	Input pin to enable on-chip emulator signal. When the on-chip emulator is used, this pin should be driven high. When not used, it should be driven low.
	BSCANP	Input	Input pin to enable boundary-scan signal. When this pin is driven high, the boundary scan is enabled. When the boundary scan is not used, this pin should be driven low.
On-chip emulator	TRST#	Input	On-chip emulator pins. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator.
	TMS	Input	
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TRCLK	Output	This pin outputs the clock for synchronization with the trace data.
	TRSYNC	Output	This pin indicates that output from the TRDATA0 to TRDATA3 pins is valid.
	TRDATA0 to TRDATA3	Output	These pins output the trace information.
Address bus	A0 to A23* ¹	Output	Output pins for the address
Data bus	D0 to D15	I/O	Input and output pins for the bidirectional data bus

Classifications	Pin Name	I/O	Description
Interrupt	NMI	Input	Non-maskable interrupt request signal
	IRQ0-A/IRQ0-B	Input	Maskable request signals
	IRQ1-A/IRQ1-B		
	IRQ2-A/IRQ2-B		
	IRQ3-A/IRQ3-B		
	IRQ4-A/IRQ4-B		
	IRQ5-A/IRQ5-B		
	IRQ6-A/IRQ6-B		
	IRQ7-A/IRQ7-B		
	IRQ8-A/IRQ8-B		
	IRQ9-A/IRQ9-B		
	IRQ10-A/IRQ10-B		
	IRQ11-A/IRQ11-B		
	IRQ12-A/IRQ12-B		
	IRQ13-A/IRQ13-B		
	IRQ14-A/IRQ14-B		
	IRQ15-A/IRQ15-B		
16-bit timer pulse unit	TIOCA0, TIOCB0 TIOCC0, TIOCD0	I/O	Signals for TGRA0 to TGRD0. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA1, TIOCB1	I/O	Signals for TGRA1 and TGRB1. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA2, TIOCB2	I/O	Signals for TGRA2 and TGRB2. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA3, TIOCB3 TIOCC3, TIOCD3	I/O	Signals for TGRA3 to TGRD3. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA4, TIOCB4	I/O	Signals for TGRA4 and TGRB4. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA5, TIOCB5	I/O	Signals for TGRA5 and TGRB5. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA6, TIOCB6 TIOCC6, TIOCD6	I/O	Signals for TGRA6 to TGRD6. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA7, TIOCB7	I/O	Signals for TGRA7 and TGRB7. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA8, TIOCB8	I/O	Signals for TGRA8 and TGRB8. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA9, TIOCB9 TIOCC9, TIOCD9	I/O	Signals for TGRA9 to TGRD9. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA10, TIOCB10	I/O	Signals for TGRA10 and TGRB10. These pins are used as input capture inputs, output compare outputs, or PWM outputs.
	TIOCA11, TIOCB11	I/O	Signals for TGRA11 and TGRB11. These pins are used as input capture inputs, output compare outputs, or PWM outputs.

Classifications	Pin Name	I/O	Description
16-bit timer pulse unit	TCLKA-A/TCLKA-B	Input	Input pins for external clock signals
	TCLKB-A/TCLKB-B		
	TCLKC-A/TCLKC-B		
	TCLKD-A/TCLKD-B		
	TCLKE, TCLKF		
	TCLKG, TCLKH		
Programmable pulse generator	PO0 to PO31	Output	Output pins for the pulse signals
8-bit timer	TMO0 to TMO3	Output	Output pins for the compare match signals
	TMCI0 to TMCI3	Input	Input pins for the external clock signals that drive for the counters
	TMRI0 to TMRI3	Input	Input pins for the counter-reset signals
Watchdog timer	WDTOVF#	Output	Output pin for the counter-overflow signal in watchdog-timer mode
Serial communication interface	TxD0, TxD1, TxD2, TxD3, TxD4, TxD5, TxD6	Output	Output pins for data transmission
	RxD0, RxD1, RxD2, RxD3, RxD4, RxD5, RxD6	Input	Input pins for data reception
	SCK0, SCK1, SCK2, SCK3, SCK4, SCK5, SCK6	I/O	Input/output pins for clock signals
I ² C bus interface	SCL0, SCL1	I/O	Input/output pins for IIC clocks. Bus can be directly driven by the NMOS open drain output.
	SDA0, SDA1	I/O	Input/output pins for IIC data. Bus can be directly driven by the NMOS open drain output.
A/D converter	AN0 to AN15	Input	Input pins for the analog signals to be processed by the A/D converter
	ADTRG0# to ADTRG3#	Input	Input pins for the external trigger signals that start the A/D conversion
D/A converter	DA0, DA1	Output	Output pins for the analog signals from the D/A converter

4. I/O Registers

Table 4.1 List of I/O Registers (Address Order)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 0000h	SYSTEM	Mode monitor register	MDMONR	16	16	3 ICLK
0008 0002h	SYSTEM	Mode status register	MDSR	16	16	3 ICLK
0008 0006h	SYSTEM	System control register 0	SYSCR0	16	16	3 ICLK
0008 0008h	SYSTEM	System control register 1	SYSCR1	16	16	3 ICLK
0008 000Ch	SYSTEM	Standby control register	SBYCR	16	16	3 ICLK
0008 0010h	SYSTEM	Module stop control register A	MSTPCRA	32	32	3 ICLK
0008 0014h	SYSTEM	Module stop control register B	MSTPCRB	32	32	3 ICLK
0008 0018h	SYSTEM	Module stop control register C	MSTPCRC	32	32	3 ICLK
0008 0020h	SYSTEM	System clock control register	SCKCR	32	32	3 ICLK
0008 1300h	BSC	Bus error source clear register	BERCLR	8	8	2 ICLK
0008 1304h	BSC	Bus error monitor enable register	BEREN	8	8	2 ICLK
0008 1306h	BSC	Bus error interrupt enable register	BERIE	8	8	2 ICLK
0008 2000h	DMAC0	DMA current transfer source address register	DMCSA	32	32	4 to 5 ICLK
0008 2004h	DMAC0	DMA current transfer destination address register	DMCDA	32	32	4 to 5 ICLK
0008 2008h	DMAC0	DMA current transfer byte count register	DMCBC	32	32	4 to 5 ICLK
0008 200Ch	DMAC0	DMA mode register	DMMOD	32	32	4 to 5 ICLK
0008 2010h	DMAC1	DMA current transfer source address register	DMCSA	32	32	4 to 5 ICLK
0008 2014h	DMAC1	DMA current transfer destination address register	DMCDA	32	32	4 to 5 ICLK
0008 2018h	DMAC1	DMA current transfer byte count register	DMCBC	32	32	4 to 5 ICLK
0008 201Ch	DMAC1	DMA mode register	DMMOD	32	32	4 to 5 ICLK
0008 2020h	DMAC2	DMA current transfer source address register	DMCSA	32	32	4 to 5 ICLK
0008 2024h	DMAC2	DMA current transfer destination address register	DMCDA	32	32	4 to 5 ICLK
0008 2028h	DMAC2	DMA current transfer byte count register	DMCBC	32	32	4 to 5 ICLK
0008 202Ch	DMAC2	DMA mode register	DMMOD	32	32	4 to 5 ICLK
0008 2030h	DMAC3	DMA current transfer source address register	DMCSA	32	32	4 to 5 ICLK
0008 2034h	DMAC3	DMA current transfer destination address register	DMCDA	32	32	4 to 5 ICLK
0008 2038h	DMAC3	DMA current transfer byte count register	DMCBC	32	32	4 to 5 ICLK
0008 203Ch	DMAC3	DMA mode register	DMMOD	32	32	4 to 5 ICLK
0008 2200h	DMAC0	DMA reload transfer source address register	DMRSA	32	32	4 to 5 ICLK ^{*8}
0008 2204h	DMAC0	DMA reload transfer destination address register	DMRDA	32	32	4 to 5 ICLK ^{*8}
0008 2208h	DMAC0	DMA reload transfer byte count register	DMRBC	32	32	4 to 5 ICLK ^{*8}
0008 2210h	DMAC1	DMA reload transfer source address register	DMRSA	32	32	4 to 5 ICLK ^{*8}
0008 2214h	DMAC1	DMA reload transfer destination address register	DMRDA	32	32	4 to 5 ICLK ^{*8}
0008 2218h	DMAC1	DMA reload transfer byte count register	DMRBC	32	32	4 to 5 ICLK ^{*8}
0008 2220h	DMAC2	DMA reload transfer source address register	DMRSA	32	32	4 to 5 ICLK ^{*8}
0008 2224h	DMAC2	DMA reload transfer destination address register	DMRDA	32	32	4 to 5 ICLK ^{*8}
0008 2228h	DMAC2	DMA reload transfer byte count register	DMRBC	32	32	4 to 5 ICLK ^{*8}
0008 2230h	DMAC3	DMA reload transfer source address register	DMRSA	32	32	4 to 5 ICLK ^{*8}
0008 2234h	DMAC3	DMA reload transfer destination address register	DMRDA	32	32	4 to 5 ICLK ^{*8}
0008 2238h	DMAC3	DMA reload transfer byte count register	DMRBC	32	32	4 to 5 ICLK ^{*8}

Address	Module		Register Name	Register Abbreviation	Number of Bits	Access Size	Number of
	Abbreviation						Access Cycles
0008 7170h	ICU		Interrupt request destination setting register 112	ISELR112	8	8	2 ICLK
0008 7175h	ICU		Interrupt request destination setting register 117	ISELR117	8	8	2 ICLK
0008 7176h	ICU		Interrupt request destination setting register 118	ISELR118	8	8	2 ICLK
0008 717Ah	ICU		Interrupt request destination setting register 122	ISELR122	8	8	2 ICLK
0008 717Bh	ICU		Interrupt request destination setting register 123	ISELR123	8	8	2 ICLK
0008 717Ch	ICU		Interrupt request destination setting register 124	ISELR124	8	8	2 ICLK
0008 717Dh	ICU		Interrupt request destination setting register 125	ISELR125	8	8	2 ICLK
0008 717Fh	ICU		Interrupt request destination setting register 127	ISELR127	8	8	2 ICLK
0008 7180h	ICU		Interrupt request destination setting register 128	ISELR128	8	8	2 ICLK
0008 7185h	ICU		Interrupt request destination setting register 133	ISELR133	8	8	2 ICLK
0008 7186h	ICU		Interrupt request destination setting register 134	ISELR134	8	8	2 ICLK
0008 718Ah	ICU		Interrupt request destination setting register 138	ISELR138	8	8	2 ICLK
0008 718Bh	ICU		Interrupt request destination setting register 139	ISELR139	8	8	2 ICLK
0008 718Ch	ICU		Interrupt request destination setting register 140	ISELR140	8	8	2 ICLK
0008 718Dh	ICU		Interrupt request destination setting register 141	ISELR141	8	8	2 ICLK
0008 7191h	ICU		Interrupt request destination setting register 145	ISELR145	8	8	2 ICLK
0008 7192h	ICU		Interrupt request destination setting register 146	ISELR146	8	8	2 ICLK
0008 7197h	ICU		Interrupt request destination setting register 151	ISELR151	8	8	2 ICLK
0008 7198h	ICU		Interrupt request destination setting register 152	ISELR152	8	8	2 ICLK
0008 719Ch	ICU		Interrupt request destination setting register 156	ISELR156	8	8	2 ICLK
0008 719Dh	ICU		Interrupt request destination setting register 157	ISELR157	8	8	2 ICLK
0008 719Eh	ICU		Interrupt request destination setting register 158	ISELR158	8	8	2 ICLK
0008 719Fh	ICU		Interrupt request destination setting register 159	ISELR159	8	8	2 ICLK
0008 71A1h	ICU		Interrupt request destination setting register 161	ISELR161	8	8	2 ICLK
0008 71A2h	ICU		Interrupt request destination setting register 162	ISELR162	8	8	2 ICLK
0008 71A7h	ICU		Interrupt request destination setting register 167	ISELR167	8	8	2 ICLK
0008 71A8h	ICU		Interrupt request destination setting register 168	ISELR168	8	8	2 ICLK
0008 71AEh	ICU		Interrupt request destination setting register 174	ISELR174	8	8	2 ICLK
0008 71AFh	ICU		Interrupt request destination setting register 175	ISELR175	8	8	2 ICLK
0008 71B1h	ICU		Interrupt request destination setting register 177	ISELR177	8	8	2 ICLK
0008 71B2h	ICU		Interrupt request destination setting register 178	ISELR178	8	8	2 ICLK
0008 71B4h	ICU		Interrupt request destination setting register 180	ISELR180	8	8	2 ICLK
0008 71B5h	ICU		Interrupt request destination setting register 181	ISELR181	8	8	2 ICLK
0008 71B7h	ICU		Interrupt request destination setting register 183	ISELR183	8	8	2 ICLK
0008 71B8h	ICU		Interrupt request destination setting register 184	ISELR184	8	8	2 ICLK
0008 71C6h	ICU		Interrupt request destination setting register 198	ISELR198	8	8	2 ICLK
0008 71C7h	ICU		Interrupt request destination setting register 199	ISELR199	8	8	2 ICLK
0008 71C8h	ICU		Interrupt request destination setting register 200	ISELR200	8	8	2 ICLK
0008 71C9h	ICU		Interrupt request destination setting register 201	ISELR201	8	8	2 ICLK
0008 71D7h	ICU		Interrupt request destination setting register 215	ISELR215	8	8	2 ICLK
0008 71D8h	ICU		Interrupt request destination setting register 216	ISELR216	8	8	2 ICLK
0008 71DBh	ICU		Interrupt request destination setting register 219	ISELR219	8	8	2 ICLK
0008 71DCh	ICU		Interrupt request destination setting register 220	ISELR220	8	8	2 ICLK
0008 71DFh	ICU		Interrupt request destination setting register 223	ISELR223	8	8	2 ICLK
0008 71E0h	ICU		Interrupt request destination setting register 224	ISELR224	8	8	2 ICLK

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 81C2h	TPU10	Timer I/O control register	TIOR	8	8	2 to 3 PCLK ^{*7}
0008 81C4h	TPU10	Timer interrupt enable register	TIER	8	8	2 to 3 PCLK ^{*7}
0008 81C5h	TPU10	Timer status register	TSR	8	8	2 to 3 PCLK ^{*7}
0008 81C6h	TPU10	Timer counter	TCNT	16	16	2 to 3 PCLK ^{*7}
0008 81C8h	TPU10	Timer general register A	TGRA	16	16	2 to 3 PCLK ^{*7}
0008 81CAh	TPU10	Timer general register B	TGRB	16	16	2 to 3 PCLK ^{*7}
0008 81D0h	TPU11	Timer control register	TCR	8	8	2 to 3 PCLK ^{*7}
0008 81D1h	TPU11	Timer mode register	TMDR	8	8	2 to 3 PCLK ^{*7}
0008 81D2h	TPU11	Timer I/O control register	TIOR	8	8	2 to 3 PCLK ^{*7}
0008 81D4h	TPU11	Timer interrupt enable register	TIER	8	8	2 to 3 PCLK ^{*7}
0008 81D5h	TPU11	Timer status register	TSR	8	8	2 to 3 PCLK ^{*7}
0008 81D6h	TPU11	Timer counter	TCNT	16	16	2 to 3 PCLK ^{*7}
0008 81D8h	TPU11	Timer general register A	TGRA	16	16	2 to 3 PCLK ^{*7}
0008 81DAh	TPU11	Timer general register B	TGRB	16	16	2 to 3 PCLK ^{*7}
0008 81E6h	PPG0	PPG output control register	PCR	8	8	2 to 3 PCLK ^{*7}
0008 81E7h	PPG0	PPG output mode register	PMR	8	8	2 to 3 PCLK ^{*7}
0008 81E8h	PPG0	Next data enable register H	NDERH	8	8	2 to 3 PCLK ^{*7}
0008 81E9h	PPG0	Next data enable register L	NDERL	8	8	2 to 3 PCLK ^{*7}
0008 81EAh	PPG0	Output data register H	PODRH	8	8	2 to 3 PCLK ^{*7}
0008 81EBh	PPG0	Output data register L	PODRL	8	8	2 to 3 PCLK ^{*7}
0008 81ECh ^{*1}	PPG0	Next data register H	NDRH	8	8	2 to 3 PCLK ^{*7}
0008 81EDh ^{*2}	PPG0	Next data register L	NDRL	8	8	2 to 3 PCLK ^{*7}
0008 81EEh ^{*1}	PPG0	Next data register H	NDRH	8	8	2 to 3 PCLK ^{*7}
0008 81EFh ^{*2}	PPG0	Next data register L	NDRL	8	8	2 to 3 PCLK ^{*7}
0008 81F0h	PPG1	PPG trigger select register	PTRSLR	8	8	2 to 3 PCLK ^{*7}
0008 81F6h	PPG1	PPG output control register	PCR	8	8	2 to 3 PCLK ^{*7}
0008 81F7h	PPG1	PPG output mode register	PMR	8	8	2 to 3 PCLK ^{*7}
0008 81F8h	PPG1	Next data enable register H	NDERH	8	8	2 to 3 PCLK ^{*7}
0008 81F9h	PPG1	Next data enable register L	NDERL	8	8	2 to 3 PCLK ^{*7}
0008 81FAh	PPG1	Output data register H	PODRH	8	8	2 to 3 PCLK ^{*7}
0008 81FBh	PPG1	Output data register L	PODRL	8	8	2 to 3 PCLK ^{*7}
0008 81FCh ^{*3}	PPG1	Next data register H	NDRH	8	8	2 to 3 PCLK ^{*7}
0008 81FDh ^{*4}	PPG1	Next data register L	NDRL	8	8	2 to 3 PCLK ^{*7}
0008 81FEh ^{*3}	PPG1	Next data register H	NDRH	8	8	2 to 3 PCLK ^{*7}
0008 81FFh ^{*4}	PPG1	Next data register L	NDRL	8	8	2 to 3 PCLK ^{*7}
0008 8200h	TMR0	Timer control register	TCR	8	8	2 to 3 PCLK ^{*7}
0008 8201h	TMR1	Timer control register	TCR	8	8	2 to 3 PCLK ^{*7}
0008 8202h	TMR0	Timer control/status register	TCSR	8	8	2 to 3 PCLK ^{*7}
0008 8203h	TMR1	Timer control/status register	TCSR	8	8	2 to 3 PCLK ^{*7}
0008 8204h	TMR0	Time constant register A	TCORA	8	8 or 16	2 to 3 PCLK ^{*7}
0008 8205h	TMR1	Time constant register A	TCORA	8	8 or 16 ^{*5}	2 to 3 PCLK ^{*7}
0008 8206h	TMR0	Time constant register B	TCORB	8	8 or 16	2 to 3 PCLK ^{*7}
0008 8207h	TMR1	Time constant register B	TCORB	8	8 or 16 ^{*5}	2 to 3 PCLK ^{*7}
0008 8208h	TMR0	Timer counter	TCNT	8	8 or 16	2 to 3 PCLK ^{*7}
0008 8209h	TMR1	Timer counter	TCNT	8	8 or 16 ^{*5}	2 to 3 PCLK ^{*7}

Address	Module		Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access
	Abbreviation						Cycles
0008 C29Ch	SYSTEM		Deep standby backup register 12	DPSBKR12	8	8	4 to 5 PCLK ^{*7}
0008 C29Dh	SYSTEM		Deep standby backup register 13	DPSBKR13	8	8	4 to 5 PCLK ^{*7}
0008 C29Eh	SYSTEM		Deep standby backup register 14	DPSBKR14	8	8	4 to 5 PCLK ^{*7}
0008 C29Fh	SYSTEM		Deep standby backup register 15	DPSBKR15	8	8	4 to 5 PCLK ^{*7}
0008 C2A0h	SYSTEM		Deep standby backup register 16	DPSBKR16	8	8	4 to 5 PCLK ^{*7}
0008 C2A1h	SYSTEM		Deep standby backup register 17	DPSBKR17	8	8	4 to 5 PCLK ^{*7}
0008 C2A2h	SYSTEM		Deep standby backup register 18	DPSBKR18	8	8	4 to 5 PCLK ^{*7}
0008 C2A3h	SYSTEM		Deep standby backup register 19	DPSBKR19	8	8	4 to 5 PCLK ^{*7}
0008 C2A4h	SYSTEM		Deep standby backup register 20	DPSBKR20	8	8	4 to 5 PCLK ^{*7}
0008 C2A5h	SYSTEM		Deep standby backup register 21	DPSBKR21	8	8	4 to 5 PCLK ^{*7}
0008 C2A6h	SYSTEM		Deep standby backup register 22	DPSBKR22	8	8	4 to 5 PCLK ^{*7}
0008 C2A7h	SYSTEM		Deep standby backup register 23	DPSBKR23	8	8	4 to 5 PCLK ^{*7}
0008 C2A8h	SYSTEM		Deep standby backup register 24	DPSBKR24	8	8	4 to 5 PCLK ^{*7}
0008 C2A9h	SYSTEM		Deep standby backup register 25	DPSBKR25	8	8	4 to 5 PCLK ^{*7}
0008 C2AAh	SYSTEM		Deep standby backup register 26	DPSBKR26	8	8	4 to 5 PCLK ^{*7}
0008 C2ABh	SYSTEM		Deep standby backup register 27	DPSBKR27	8	8	4 to 5 PCLK ^{*7}
0008 C2ACh	SYSTEM		Deep standby backup register 28	DPSBKR28	8	8	4 to 5 PCLK ^{*7}
0008 C2ADh	SYSTEM		Deep standby backup register 29	DPSBKR29	8	8	4 to 5 PCLK ^{*7}
0008 C2AEh	SYSTEM		Deep standby backup register 30	DPSBKR30	8	8	4 to 5 PCLK ^{*7}
0008 C2AFh	SYSTEM		Deep standby backup register 31	DPSBKR31	8	8	4 to 5 PCLK ^{*7}
0008 C300h	ICU		IRQ detection enable registrar 0	IRQER0	8	8	2 to 3 PCLK ^{*7}
0008 C301h	ICU		IRQ detection enable registrar 1	IRQER1	8	8	2 to 3 PCLK ^{*7}
0008 C302h	ICU		IRQ detection enable registrar 2	IRQER2	8	8	2 to 3 PCLK ^{*7}
0008 C303h	ICU		IRQ detection enable registrar 3	IRQER3	8	8	2 to 3 PCLK ^{*7}
0008 C304h	ICU		IRQ detection enable registrar 4	IRQER4	8	8	2 to 3 PCLK ^{*7}
0008 C305h	ICU		IRQ detection enable registrar 5	IRQER5	8	8	2 to 3 PCLK ^{*7}
0008 C306h	ICU		IRQ detection enable registrar 6	IRQER6	8	8	2 to 3 PCLK ^{*7}
0008 C307h	ICU		IRQ detection enable registrar 7	IRQER7	8	8	2 to 3 PCLK ^{*7}
0008 C308h	ICU		IRQ detection enable registrar 8	IRQER8	8	8	2 to 3 PCLK ^{*7}
0008 C309h	ICU		IRQ detection enable registrar 9	IRQER9	8	8	2 to 3 PCLK ^{*7}
0008 C30Ah	ICU		IRQ detection enable registrar 10	IRQER10	8	8	2 to 3 PCLK ^{*7}
0008 C30Bh	ICU		IRQ detection enable registrar 11	IRQER11	8	8	2 to 3 PCLK ^{*7}
0008 C30Ch	ICU		IRQ detection enable registrar 12	IRQER12	8	8	2 to 3 PCLK ^{*7}
0008 C30Dh	ICU		IRQ detection enable registrar 13	IRQER13	8	8	2 to 3 PCLK ^{*7}
0008 C30Eh	ICU		IRQ detection enable registrar 14	IRQER14	8	8	2 to 3 PCLK ^{*7}
0008 C30Fh	ICU		IRQ detection enable registrar 15	IRQER15	8	8	2 to 3 PCLK ^{*7}
0008 C320h	ICU		IRQ control register 0	IRQCR0	8	8	2 to 3 PCLK ^{*7}
0008 C321h	ICU		IRQ control register 1	IRQCR1	8	8	2 to 3 PCLK ^{*7}
0008 C322h	ICU		IRQ control register 2	IRQCR2	8	8	2 to 3 PCLK ^{*7}
0008 C323h	ICU		IRQ control register 3	IRQCR3	8	8	2 to 3 PCLK ^{*7}
0008 C324h	ICU		IRQ control register 4	IRQCR4	8	8	2 to 3 PCLK ^{*7}
0008 C325h	ICU		IRQ control register 5	IRQCR5	8	8	2 to 3 PCLK ^{*7}
0008 C326h	ICU		IRQ control register 6	IRQCR6	8	8	2 to 3 PCLK ^{*7}
0008 C327h	ICU		IRQ control register 7	IRQCR7	8	8	2 to 3 PCLK ^{*7}
0008 C328h	ICU		IRQ control register 8	IRQCR8	8	8	2 to 3 PCLK ^{*7}

5.2 DC Characteristics

Table 5.2 DC Characteristics

Conditions: $V_{CC} = PLLV_{CC} = AV_{CC} = 3.0$ to 3.6 V, $V_{REFH} = 3.0$ V to AV_{CC} , $V_{SS} = PLLV_{SS} = V_{REFL} = 0$ V
 $T_a = -20$ to $+85^{\circ}\text{C}$ (regular specifications), $T_a = -40$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	IRQ input pin* ¹	V_{IH}	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V	
	TPU input pin* ¹	V_{IL}	-0.3	—	$V_{CC} \times 0.2$		
	TMR input pin* ¹	ΔV_T	$V_{CC} \times 0.06$	—	—		
	SCI input pin* ¹						
	ADTRG# input pin* ¹						
	RES#, NMI						
	RIIC input pin	V_{IH}	$V_{CC} \times 0.7$	—	5.8		
		V_{IL}	-0.3	—	$V_{CC} \times 0.3$		
		ΔV_T	$V_{CC} \times 0.05$	—	—		
	Ports 0, 14 to 17* ²	V_{IH}	$V_{CC} \times 0.8$	—	5.8		
Input high voltage (except Schmitt trigger input pin)		V_{IL}	-0.3	—	$V_{CC} \times 0.2$		
	Ports 10 to 13, ports 2 to E (144-pin LQFP)	V_{IH}	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$		
	ports 2 to H (176-pin LFBGA)	V_{IL}	-0.3	—	$V_{CC} \times 0.2$		
	Other input pins						
	MD pin, EMLE	V_{IH}	$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V	
	EXTAL		$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$		
	D0 to D15		$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$		
	MD pin, EMLE	V_{IL}	-0.3	—	$V_{CC} \times 0.1$	V	
	EXTAL		-0.3	—	$V_{CC} \times 0.2$		
	D0 to D15		-0.3	—	$V_{CC} \times 0.3$		
Output high voltage	All output pins	V_{OH}	$V_{CC} - 0.5$	—	—	V	$I_{OH} = -1$ mA
Output low voltage	All output pins (except for RIIC pins)	V_{OL}	—	—	0.5	V	$I_{OL} = 1.0$ mA
	RIIC pins		—	—	0.4		$I_{OL} = 3.0$ mA
			—	—	0.6		$I_{OL} = 6.0$ mA
	RIIC pins (only P14 and P15 in channel 1)		—	—	0.4		$I_{OL} = 15$ mA
			—	0.4	—		(ICFER.FMPE = 1) $I_{OL} = 20$ mA
Input leakage current	RES#, MD pin, EMLE, NMI	$ I_{in} $	—	—	1.0	μA	$V_{in} = 0$ V, V_{CC}
Three-state leakage current (off state)	Ports 10 to 13, ports 2 to E (144-pin LQFP)	$ I_{TSI} $	—	—	1.0	μA	$V_{in} = 0$ V, V_{CC}
	ports 2 to H (176-pin LFBGA)						
	Port 0, ports 14 to 17		—	—	5.0		

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input pull-up resistor current	Ports A to E	$-I_p$	10	—	300	μA	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$, $V_{in} = 0 \text{ V}$
Input capacitance	All input pins (except port 0, ports 14 to 17)	C_{in}	—	—	15	pF	$V_{in} = 0 \text{ V}$, $f = 1 \text{ MHz}$, $T_a = 25^\circ\text{C}$
	Port 0, ports 14 to 17		—	—	30		
Supply current* ³	In operation	Max.* ⁴	I_{CC}^{*5}	—	—	100	mA ICLK = 100 MHz PCLK = 50 MHz BCLK = 25 MHz
		Normal* ⁶		—	35	—	
		Increased by BGO operation* ⁷		—	15	—	
	Sleep			—	18	52	
	All-module-clock-stop mode* ⁸			—	14	28	
	Standby mode	Software standby mode		—	0.08	3.0	
		Deep software standby mode		—	15	200	μA
		RAM retained RAM power supply halted		—	0.9	26	
Analog power supply current	During A/D conversion (per unit)	$A I_{CC}$	—	0.8	1.2	mA	
	During D/A conversion (per unit)		—	0.3	1.0	μA	
	Idle (all units)		—	0.3	1.0		
Reference power supply current	During A/D conversion (per unit)		—	0.06	0.1	mA	
	During D/A conversion (per unit)		—	0.4	0.6		
	Idle (all units)		—	0.3	1.0	μA	
RAM standby voltage		V_{RAM}	2.5	—	—	V	
V_{CC} start voltage* ⁹		$V_{CCSTART}$	—	—	0.8	V	
V_{CC} rising gradient* ⁹		SV_{CC}	—	—	20	ms/V	

- Notes:
- This does not include the pins, which are multiplexed as ports 0, and 14 to 17 for 5 V tolerant.
 - This includes the multiplexed pins, but RIIC input pins for ports 14 to 17 are excluded.
 - Supply current values are with all output pins unloaded, all input pins for $V_{IH} = V_{CC}$ and $V_{IL} = 0 \text{ V}$, and all input pull-up resistors in the off state.
 - Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.
 - I_{CC} depends on f (ICLK) as follows. (ICLK : PCLK : BCLK = 8 : 4 : 2)
 $I_{CC} \text{ max.} = 0.89 \times f + 11 \text{ (max.)}$
 $I_{CC} \text{ typ.} = 0.30 \times f + 5 \text{ (normal operation)}$
 $I_{CC} \text{ max.} = 0.41 \times f + 11 \text{ (sleep mode)}$
 - Measured with clocks not supplied to the peripheral functions. This does not include the BGO operation.
 - Incremented if data is written to or erased from the ROM or data flash for data storage during the program execution.
 - The values are for reference.
 - This can be applied when the RES# pin is held low at power-on.




Figure 5.3 Oscillation Settling Timing after Deep Software Standby Mode

5.3.4 Timing of On-Chip Peripheral Modules

Table 5.8 Timing of On-Chip Peripheral Modules (1)

Conditions: $V_{CC} = PLLV_{CC} = AV_{CC} = 3.0$ to 3.6 V, $V_{REFH} = 3.0$ V to AV_{CC} , $V_{SS} = PLLV_{SS} = V_{REFL} = 0$ V, $PCLK = 8$ to 50 MHz
 $T_a = -20$ to $+85^{\circ}\text{C}$ (regular specifications), $T_a = -40$ to $+85^{\circ}\text{C}$ (wide-range specifications)
 Output load conditions: $V_{OH} = V_{CC} \times 0.5$, $V_{OL} = V_{CC} \times 0.5$, $I_{OH} = -1.0$ mA, $I_{OL} = 1.0$ mA, $C = 30$ pF

						Test	
Item		Symbol	Min.	Max.	Unit	Conditions	
I/O ports	Output data delay time		t _{PWD}	—	40	ns	Figure 5.14
	Input data setup time		t _{PRS}	25	—	ns	
	Input data hold time		t _{PRH}	25	—	ns	
TPU	Timer output delay time		t _{TOCD}	—	40	ns	Figure 5.15
	Timer input setup time		t _{TICS}	25	—	ns	Figure 5.16
	Timer clock input setup time		t _{TCKS}	25	—	ns	
	Timer clock pulse width	Single-edge setting	t _{TCKWH}	1.5 x (1/PCLK)	—	t _{cyc}	
		Both-edge setting	t _{TCKWL}	2.5 x (1/PCLK)	—	t _{cyc}	
PPG	Pulse output delay time		t _{POD}	—	40	ns	Figure 5.17
8-bit timer	Timer output delay time		t _{TMOD}	—	40	ns	Figure 5.18
	Timer reset input setup time		t _{TMRS}	25	—	ns	Figure 5.19
	Timer clock input setup time		t _{TMCS}	25	—	ns	Figure 5.20
	Timer clock pulse width	Single-edge setting	t _{TMCWH}	1.5 x (1/PCLK)	—	t _{cyc}	
		Both-edge setting	t _{TMCWL}	2.5 x (1/PCLK)	—	t _{cyc}	
WDT	Overflow output delay time		t _{WOVD}	—	40	ns	Figure 5.21
SCI	Input clock cycle	Asynchronous	t _{Scyc}	4 x (1/PCLK)	—	t _{cyc}	Figure 5.22
		Clock synchronous		6 x (1/PCLK)	—		
	Input clock pulse width		t _{SCKW}	0.4 x t _{Scyc}	0.6 x t _{Scyc}	t _{Scyc}	Figure 5.23
	Input clock rise time		t _{SCKr}	—	20	ns	
	Input clock fall time		t _{SCKf}	—	20	ns	
	Output clock cycle	Asynchronous	t _{Scyc}	4 x (1/PCLK)	—	t _{cyc}	
		Clock synchronous		6 x (1/PCLK)	—		
	Output clock pulse width		t _{SCKW}	0.4 x t _{Scyc}	0.6 x t _{Scyc}	t _{Scyc}	
	Output clock rise time		t _{SCKr}	—	20	ns	
	Output clock fall time		t _{SCKf}	—	20	ns	
	Transmit data delay time		t _{TXD}	—	40	ns	
	Receive data setup time (clock synchronous)		t _{RXS}	40	—	ns	
	Receive data hold time (clock synchronous)		t _{RXH}	40	—	ns	
A/D converter	Trigger input setup time		t _{TRGS}	25	—	ns	Figure 5.24




Figure 5.14 I/O Port Input/Output Timing




Figure 5.15 TPU Input/Output Timing




Figure 5.16 TPU Clock Input Timing




Figure 5.21 WDT Output Timing




Figure 5.22 SCK Clock Input Timing




Figure 5.23 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.24 A/D Converter External Trigger Input Timing

5.7 Data Flash (Flash Memory for Data Storage) Characteristics

Table 5.12 Data Flash (Flash Memory for Data Storage) Characteristics

Conditions: $V_{CC} = PLLV_{CC} = AV_{CC} = 3.0$ to 3.6 V, $V_{REFH} = 3.0$ V to AV_{CC} , $V_{SS} = PLLV_{SS} = V_{REFL} = 0$ V

Operating temperature range during programming/erasing:

$T_a = -20$ to $+85^{\circ}\text{C}$ (regular specifications), $T_a = -40$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Programming time	8 bytes	t_{DP8}	—	0.4	2	ms	PCLK = 50-MHz operation
	128 bytes	t_{DP128}	—	1	5	ms	
Erase time	8 Kbytes	t_{DE8K}	—	300	900	ms	PCLK = 50-MHz operation
Blank check time	8 bytes	t_{DBC8}	—	—	30	μs	PCLK = 50-MHz operation
	8 Kbytes	t_{DBC8K}	—	—	2.5	ms	
Rewrite/erase cycle* ¹		N_{DPEC}	30000* ²	—	—	Times	
Suspend delay time during writing		t_{DSPD}	—	—	120	μs	Figure 5.29 PCLK = 50-MHz operation
First suspend delay time during erasing (in suspend priority mode)		t_{DSESD1}	—	—	120	μs	
Second suspend delay time during erasing (in suspend priority mode)		t_{DSESD2}	—	—	1.7	ms	
Suspend delay time during erasing (in erasure priority mode)		t_{DSEED}	—	—	1.7	ms	
Data hold time* ³		T_{DDRP}	10	—	—	Year	

Notes: 1. Definition of rewrite/erase cycle:

The rewrite/erase cycle is the number of erasing for each block. When the rewrite/erase cycle is n times ($n = 30000$), erasing can be performed n times for each block. For instance, when 128-byte writing is performed 64 times for different addresses in 8-Kbyte block and then the entire block is erased, the rewrite/erase cycle is counted as one. However, writing to the same address for several times as one erasing is not enabled (over writing is prohibited).

2. This indicates the minimum number that guarantees the characteristics after rewriting. (The guaranteed value is in the range from one to the minimum number.)

3. This indicates the characteristic when rewrite is performed within the specification range including the minimum number.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Laved' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141