



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	768B (512 x 12)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c508-04e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC12C5XX DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC12C5XX Product Identification System at the back of this data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in ceramic side brazed package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes.

Note: Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be saved prior to erasing the part.

Microchip's PICSTART[®] PLUS and PRO MATE[®] programmers all support programming of the PIC12C5XX. Third party programmers also are available; refer to the *Microchip Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates or small volume applications.

The OTP devices, packaged in plastic packages permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

2.5 Read Only Memory (ROM) Device

Microchip offers masked ROM to give the customer a low cost option for high volume, mature products.

Name	DIP Pin #	SOIC Pin #	I/O/P Type	Buffer Type	Description
GP0	7	7	I/O	TTL/ST	Bi-directional I/O port/ serial programming data. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP1	6	6	I/O	TTL/ST	Bi-directional I/O port/ serial programming clock. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP2/T0CKI	5	5	I/O	ST	Bi-directional I/O port. Can be configured as T0CKI.
GP3/MCLR/Vpp	4	4	1	TTL/ST	Input port/master clear (reset) input/programming volt- age input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation or the device will enter programming mode. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. Weak pull-up always on if configured as MCLR. ST when in MCLR mode.
GP4/OSC2	3	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output. Con- nections to crystal or resonator in crystal oscillator mode (XT and LP modes only, GPIO in other modes).
GP5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port/oscillator crystal input/external clock source input (GPIO in Internal RC mode only, OSC1 in all other oscillator modes). TTL input when GPIO, ST input in external RC oscillator mode.
VDD	1	1	Р	_	Positive supply for logic and I/O pins
Vss	8	8	Р	_	Ground reference for logic and I/O pins

TABLE 3-1:	PIC12C5XX	PINOUT	DESCRIPTION

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input

PIC12C5XX

4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.

For the PIC12C508, PIC12C508A and PIC12CE518, the register file is composed of 7 special function registers and 25 general purpose registers (Figure 4-2).

For the PIC12C509, PIC12C509A, PIC12CR509A, and PIC12CE519 the register file is composed of 7 special function registers, 25 general purpose registers, and 16 general purpose registers that may be addressed using a banking scheme (Figure 4-3).

4.2.1 GENERAL PURPOSE REGISTER FILE

The general purpose register file is accessed either directly or indirectly through the file select register FSR (Section 4.8).

FIGURE 4-2: PIC12C508, PIC12C508A AND PIC12CE518 REGISTER FILE MAP



FSR<6:5>		00	01
File Address			
00h		INDF ⁽¹⁾	20h
🕈 01h		TMR0]
02h		PCL	
03h		STATUS	Addresses map
04h		FSR	addresses
05h		OSCCAL	in Bank 0.
06h		GPIO	
07h		General Purpose Registers	2Fh
UFII	10h	General Purpose Registers	30h General Purpose Registers
	1Fh		3Fh
		Bank 0	Bank 1
Note 1:	Not	a physical regis	ter. See Section 4.8

FIGURE 4-3: PIC12C509, PIC12C509A, PIC12CR509A AND PIC12CE519 REGISTER FILE MAP

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bit for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions, which do affect STATUS bits, see Instruction Set Summary.

FIGURE 4-4: STATUS REGISTER (ADDRESS:03h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x					
GPWUF	—	PA0	TO	PD	Z	DC	С	R = Readable bit				
bit7	6	5	4	3	2	1	bit0	W = Writable bit - n = Value at POR reset				
bit 7:	GPWUF : GPIO reset bit 1 = Reset due to wake-up from SLEEP on pin change 0 = After power up or other reset											
bit 6:	Unimplemented											
bit 5:	 PA0: Program page preselect bits 1 = Page 1 (200h - 3FFh) - PIC12C509, PIC12C509A, PIC12CR509A and PIC12CE519 0 = Page 0 (000h - 1FFh) - PIC12C5XX Each page is 512 bytes. Using the PA0 bit as a general purpose read/write bit in devices which do not use it for program page preselect is not recommended since this may affect upward compatibility with future products. 											
bit 4:	$\overline{\mathbf{TO}}$: Time-or 1 = After po 0 = A WDT	out bit ower-up, C time-out c	LRWDT instr	ruction, or S	LEEP instruc	tion						
bit 3:	PD : Power- 1 = After po 0 = By exec	-down bit ower-up or cution of th	by the CLR e SLEEP in	WDT instruc struction	tion							
bit 2:	Z : Zero bit 1 = The res $0 = The res$	sult of an a sult of an a	rithmetic or rithmetic or	logic opera	tion is zero tion is not ze	ero						
bit 1:	DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions) ADDWF 1 = A carry from the 4th low order bit of the result occurred 0 = A carry from the 4th low order bit of the result did not occur SUBWF 1 = A borrow from the 4th low order bit of the result did not occur 0 = A borrow from the 4th low order bit of the result did not occur											
bit 0:	C : Carry/bo ADDWF 1 = A carry 0 = A carry	orrow bit (for r occurred r did not oc	or addwf, s cur	UBWF and R SUBWF 1 = A bor 0 = A bor	RF, RLF insti row did not c row occurred	ructions) occur	RRF or R Load bit w	LF /ith LSB or MSB, respectively				

4.4 OPTION Register

The OPTION register is a 8-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A RESET sets the OPTION<7:0> bits.

FIGURE 4-5: OPTION REGISTER

Note: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin; i.e., note that TRIS overrides OPTION control of GPPU and GPWU.

Note: If the TOCS bit is set to '1', GP2 is forced to be an input even if TRIS GP2 = '0'.

W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1					
GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	W = Writable bit				
bit7	6	5	4	3	2	1	bit0	U = Unimplemented bit - n = Value at POR reset Reference Table 4-1 for other resets.				
bit 7:	GPWU: Enable wake-up on pin change (GP0, GP1, GP3) 1 = Disabled 0 = Enabled											
bit 6:	. GPPU : Enable weak pull-ups (GP0, GP1, GP3) 1 = Disabled 0 = Enabled											
bit 5:	TOCS : Time 1 = Transitio 0 = Transitio	er0 clock so on on T0Cł on on interr	ource selec (I pin nal instructi	t bit on cycle clo	ock, Fosc/4							
bit 4:	TOSE : Time 1 = Increme 0 = Increme	r0 source int on high int on low t	edge selec to low tran o high tran	t bit sition on the sition on the	e T0CKI pin e T0CKI pin							
bit 3:	PSA : Presc 1 = Prescale 0 = Prescale	aler assigr er assigned er assigned	ment bit d to the WE d to Timer0	DT								
bit 2-0:	PS2:PS0: P	rescaler ra	ate select b	its								
	Bit Value	Timer0 F	Rate WD1	Rate								
	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:12	1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 :	1 2 4 8 16 32 64 128								

4.6 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-8).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-8).

Instructions where the PCL is the destination, or Modify PCL instructions, include <code>MOVWF PC</code>, <code>ADDWF PC</code>, and <code>BSF PC</code>, <code>5</code>.



FIGURE 4-8: LOADING OF PC BRANCH INSTRUCTIONS -PIC12C5XX



4.6.1 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page i.e., the oscillator calibration instruction. After executing MOVLW XX, the PC will roll over to location 00h, and begin executing user code.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.7 Stack

PIC12C5XX devices have a 12-bit wide L.I.F.O. hardware push/pop stack.

A CALL instruction will *push* the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Upon any reset, the contents of the stack remain unchanged, however the program counter (PCL) will also be reset to 0.

- Note 1: There are no STATUS bits to indicate stack overflows or stack underflow conditions.
- Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.





Figure 7-2: Block diagram of GPIO7 (SCL line)



7.3 WRITE OPERATIONS

7.3.1 BYTE WRITE

Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/Wbit (which is a logic low) are placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer. Only the lower four address bits are used by the device, and the upper four bits are don't cares. The address byte is acknowledgeable and the master device will then transmit the data word to be written into the addressed memory location. The memory acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time will not generate acknowledge signals (Figure 7-7). After a byte write command, the internal address counter will not be incremented and will point to the same address location that was just written. If a stop bit is transmitted to the device at any point in the write command sequence before the entire sequence is complete, then the command will abort and no data will be written. If more than 8 data bits are transmitted before the stop bit is sent, then the device will clear the previously loaded byte and begin loading the data buffer again. If more than one data byte is transmitted to the device and a stop bit is sent before a full eight data bits have been transmitted, then the write command will abort and no data will be written. The EEPROM memory employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below minimum VDD.

Byte write operations must be preceded and immediately followed by a bus not busy bus cycle where both SDA and SCL are held high.

7.4 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Figure 7-6 for flow diagram.

FIGURE 7-6: ACKNOWLEDGE POLLING FLOW





FIGURE 7-7: BYTE WRITE

8.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C, see "Electrical Specifications" section for information on variation over voltage and temperature.

In addition, a calibration instruction is programmed into the top of memory which contains the calibration value for the internal RC oscillator. This location is never code protected regardless of the code protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the reset vector. This will load the W register with the calibration value upon reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part. so it can be reprogrammed correctly later.

For the PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, and PIC12CR509A, bits <7:2>, CAL5-CAL0 are used for calibration. Adjusting CAL5-0 from 000000 to 111111 yields a higher clock speed. Note that bits 1 and 0 of OSCCAL are unimplemented and should be written as 0 when modifying OSCCAL for compatibility with future devices.

For the PIC12C508 and PIC12C509, the upper 4 bits of the register are used. Writing a larger value in this location yields a higher clock speed.

8.3 <u>RESET</u>

The device differentiates between various kinds of reset:

- a) Power on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP
- f) Wake-up from SLEEP on pin change

Some registers are not reset in any way; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on poweron reset (POR), \overline{MCLR} , WDT or wake-up on pin change reset during normal operation. They are not affected by a WDT reset during SLEEP or \overline{MCLR} reset during SLEEP, since these resets are viewed as resumption of normal operation. The exceptions to this are \overline{TO} , \overline{PD} , and GPWUF bits. They are set or cleared differently in different reset situations. These bits are used in software to determine the nature of reset. See Table 8-3 for a full description of reset states of all registers.

FIGURE 8-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



FIGURE 8-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)







PIC12C5XX

MOVF	Move f						
Syntax:	[label] MOVF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$						
Operation:	(f) \rightarrow (dest)						
Status Affected:	Z						
Encoding:	0010 00df ffff						
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected						
Words:	1						
Cycles:	1						
Example:	MOVF FSR, 0						
After Instruct	ion						
W =	value in FSR register						

MOVLW	Move Literal to W								
Syntax:	[label]	MOVLW	k						
Operands:	$0 \le k \le 2$	55							
Operation:	$k \rightarrow (W)$								
Status Affected:	None								
Encoding:	1100	kkkk	kkkk	I					
Description:	The eight W register ble as 0s.	bit literal 'k' r. The don'	is loaded t cares wil	into the I assem-					
Words:	1								
Cycles:	1								
Example:	MOVLW	0x5A							
After Instruct W =	ion 0x5A								

MOVWF	Move W	to f						
Syntax:	[label]	MOVWF	f					
Operands:	$0 \le f \le 3^{2}$	1						
Operation:	$(W) \rightarrow (f)$							
Status Affected:	None							
Encoding:	0000	001f	ffff					
Description:	Move data ter 'f'.	a from the \	V register	to regis-				
Words:	1							
Cycles:	1							
Example:	MOVWF	TEMP_REG	}					
Before Instru TEMP_RI W	ction EG = =	0xFF 0x4F						
After Instruct TEMP_RI W	ion EG = =	0x4F 0x4F						

NOP	No Operation							
Syntax:	[label]	NOP						
Operands:	None							
Operation:	No operation							
Status Affected:	None							
Encoding:	0000	0000	0000					
Description:	No opera	ation.						
Words:	1							
Cycles:	1							
Example:	NOP							

10.0 DEVELOPMENT SUPPORT

10.1 <u>Development Tools</u>

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB[™]-ICE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)
- KEELOQ[®] Evaluation Kits and Programmer

10.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro[®] microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed range of the PICmicro[®] MCU.

10.3 ICEPIC: Low-Cost PICmicro[®] In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium[™] based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

10.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

11.2 DC CHARACTERISTICS:

PIC12C508/509 (Commercial, Industrial, Extended)

		Standard Operating Conditions (unless otherwise specified)							
		Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)							
					$−40^{\circ}C ≤$	TA ≤ +8	35°C (industrial)		
DC CII/	RACIERISTICS	$-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)							
		Operati	ng voltage	Vdd ra	ange as de	escribe	d in DC spec Section 11.1 and		
		Section	11.2.						
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions		
No.									
	Input Low Voltage								
	I/O ports	VIL		-					
D030	with TTL buffer		Vss	-	0.8V	V	$4.5 < VDD \le 5.5V$		
				-	0.15Vdd	V	otherwise		
D031	with Schmitt Trigger buffer		Vss	-	0.15Vdd	V			
D032	MCLR, GP2/T0CKI (in EXTRC mode)		Vss	-	0.15Vdd	V			
D033	OSC1 (EXTRC) (1)		Vss	-	0.15Vdd				
D033	OSC1 (in XT and LP)		Vss	-	0.3Vpp	V	Note1		
	Input High Voltage					-			
	I/O ports	Vін		-					
D040	with TTL buffer	Vss	2.01/	-	Voo	V	4 5 < Vod < 5 5V		
D040A		100	0 25Vpp+	-	VDD	v	otherwise		
2010/1			0.8V		100	•			
D041	with Schmitt Trigger buffer		0.85VDD	-	VDD	V	For entire VDD range		
D042	MCLR/GP2/T0CKI		0.85VDD	-	Vdd	V	5		
D042A	OSC1 (XT and LP)		0.7VDD	-	VDD	V	Note1		
D043	OSC1 (in EXTRC mode)		0.85VDD	-	Vdd	V			
D070	GPIO weak pull-up current	IPUR	50	250	400	μA	VDD = 5V, VPIN = VSS		
	Input Leakage Current ^(2, 3)					•	For VDD ≤5.5V		
D060	I/O ports	In	-1	0.5	+1	μА	Vss < VPIN < VDD		
			-		<u> </u>	P	Pin at hi-impedance		
D061	MCLR, GP2/T0CKI		20	130	250	μA	$V_{PIN} = V_{SS} + 0.25 V(2)$		
				0.5	+5	μA	VPIN = VDD		
D063	OSC1		-3	0.5	+3	uА	Vss < VPIN < VDD.		
			-			P	XT and LP options		
	Output Low Voltage								
D080	I/O ports/CLKOUT	Vol	-	-	0.6	V	IOL = 8.7 mA, VDD = 4.5V		
	Output High Voltage								
D090	I/O ports/CLKOUT (3)	Voн	Vdd - 0.7	-	-	V	IOH = -5.4 mA, VDD = 4.5V		
	Capacitive Loading Specs on								
	Output Pins								
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT and LP modes when		
							external clock is used to drive		
							OSC1.		
D101	All I/O pins	Cio	-	-	50	pF			

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

TABLE 11-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC12C508/C509

AC Chara	cteristics	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)}, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)}, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 10.1} \\ \end{array} $						
Parameter No.	Sym	Characteristic		Тур ⁽¹⁾	Max*	Units	Conditions	
	Internal Calibrated RC Frequency		3.58	4.00	4.32	MHz	VDD = 5.0V	
		Internal Calibrated RC Frequency	3.50	—	4.26	MHz	VDD = 2.5V	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



FIGURE 11-3: I/O TIMING - PIC12C508/C509

Oscillator	Frequency	VDD = 2.5V	VDD = 5.5V
External RC	4 MHz	250 µA*	780 µA*
Internal RC	4 MHz	420 µA	1.1 mA
ХТ	4 MHz	251 µA	780 µA
LP	32 KHz	15 µA	37 µA

TABLE 12-1: DYNAMIC IDD (TYPICAL) - WDT ENABLED, 25°C

*Does not include current through external R&C.



FIGURE 12-3: WDT TIMER TIME-OUT PERIOD VS. VDD

FIGURE 12-4: SHORT DRT PERIOD VS. VDD



13.1 DC CHARACTERISTICS:

PIC12C508A/509A (Commercial, Industrial, Extended) PIC12CE518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

	$ \begin{array}{c} \mbox{DC Characteristics} \\ \mbox{Power Supply Pins} \end{array} \qquad \begin{array}{c} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^\circ C \leq TA \leq +70^\circ C \ (commercial) \\ -40^\circ C \leq TA \leq +85^\circ C \ (industrial) \\ -40^\circ C \leq TA \leq +125^\circ C \ (extended) \end{array} $						s (unless otherwise specified) $C \le TA \le +70^{\circ}C$ (commercial) $C \le TA \le +85^{\circ}C$ (industrial) $C \le TA \le +125^{\circ}C$ (extended)
Parm No.	Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0		5.5	V	Fosc = DC to 4 MHz (Commercial/ Industrial, Extended)
D002	RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See section on Power-on Reset for details
D010	Supply Current ⁽³⁾	IDD		0.8	1.4	mA	XT and EXTRC options (Note 4) Fosc = 4 MHz, VDD = 5.5V
D010C			-	0.8	1.4	mA	INTRC Option FOSC = 4 MHz VDD = 5.5V
D010A			—	19	27	μA	LP OPTION, Commercial Temperature $E_{OSC} = 32 \text{ kHz}$ Vpp = 3 0V WDT disabled
			—	19	35	μA	LP OPTION, Industrial Temperature EOSC = 32 kHz , VDD = 3 OV WDT disabled
			_	30	55	μA	LP OPTION, Extended Temperature FOSC = 32 kHz , VDD = 3.0V , WDT disabled
D020	Power-Down Current ⁽⁵⁾	IPD	—	0.25	4	μA	VDD = 3.0V, Commercial WDT disabled
D021 D021B			_	2	5 12	μΑ μΑ	VDD = 3.0V, industrial WDT disabled VDD = 3.0V, Extended WDT disabled
D022	Power-Down Current	ΔIWDT	—	2.2	5	μA	VDD = 3.0V, Commercial
			_	4	ь 11	μΑ μΑ	VDD = 3.0V, industrial $VDD = 3.0V$, Extended
	Supply Current ⁽³⁾ During read/write to EEPROM peripheral	ΔIEE	—	0.1	0.2	mA	FOSC = 4 MHz, Vdd = 5.5V, SCL = 400kHz

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
 - Vss, T0CKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

13.5 <u>Timing Parameter Symbology and Load Conditions - PIC12C508A, PIC12C509A,</u> PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

The timing parameter symbols have been created following one of the following formats:

1. TPPSZPPS	1.	Тр	pS2	ppS
-------------	----	----	-----	-----

2. TppS

z. rpps			
т			
F	Frequency	Т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	t0	TOCKI
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 13-1: LOAD CONDITIONS - PIC12C508A/C509A, PIC12CE518/519, PIC12LC508A/509A, PIC12LCE518/519, PIC12LCR509A







TABLE 13-4: TIMING REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCF509A, PIC12LCE518 and PIC12LCE519

AC Charac	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 13.1						
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units		
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	—	—	100*	ns		
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	_	ns		
19	TioV2osH	Port input valid to OSC1 [↑] (I/O in setup time)	TBD	—	—	ns		
20	TioR	Port output rise time ^(2, 3)	_	10	25**	ns		
21	TioF	Port output fall time ^(2, 3)	—	10	25**	ns		

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in EXTRC mode.

3: See Figure 13-1 for loading conditions.



Package Type: K04-056 8-Lead Plastic Small Outline (SM) - Medium, 208 mil

Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		8			8	
Overall Pack. Height	A	0.070	0.074	0.079	1.78	1.89	2.00
Shoulder Height	A1	0.037	0.042	0.048	0.94	1.08	1.21
Standoff	A2	0.002	0.005	0.009	0.05	0.14	0.22
Molded Package Length	D‡	0.200	0.205	0.210	5.08	5.21	5.33
Molded Package Width	E‡	0.203	0.208	0.213	5.16	5.28	5.41
Outside Dimension	E1	0.300	0.313	0.325	7.62	7.94	8.26
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	с	0.008	0.009	0.010	0.19	0.22	0.25
Lower Lead Width	B [†]	0.014	0.017	0.020	0.36	0.43	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." NOTES: