



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 5 |
| Program Memory Size | 768B (512 x 12) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 25 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 8-SOIC (0.209", 5.30mm Width) |
| Supplier Device Package | 8-SOIJ |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic12c508-04e-sm |

1.0 GENERAL DESCRIPTION

The PIC12C5XX from Microchip Technology is a family of low-cost, high performance, 8-bit, fully static, EEPROM/EPROM/ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (1 μ s) except for program branches which take two cycles. The PIC12C5XX delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC12C5XX products are equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including INTRC internal oscillator mode and the power-saving LP (Low Power) oscillator mode. Power saving SLEEP mode, Watchdog Timer and code protection features also improve system cost, power and reliability.

The PIC12C5XX are available in the cost-effective One-Time-Programmable (OTP) versions which are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC12C5XX products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM® PC and compatible machines.

1.1 Applications

The PIC12C5XX series fits perfectly in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The EPROM technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient, while the EEPROM data memory technology allows for the changing of calibration factors and security codes. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC12C5XX series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic and PLD's in larger systems, coprocessor applications).

PIC12C5XX

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12C5XX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12C5XX uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1 μ s @ 4MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), ROM memory, and non-volatile (EEPROM) for each device.

| Device | Memory | | | |
|-------------|---------------|-------------|----------|-------------|
| | EPROM Program | ROM Program | RAM Data | EEPROM Data |
| PIC12C508 | 512 x 12 | | 25 | |
| PIC12C509 | 1024 x 12 | | 41 | |
| PIC12C508A | 512 x 12 | | 25 | |
| PIC12C509A | 1024 x 12 | | 41 | |
| PIC12CR509A | | 1024 x 12 | 41 | |
| PIC12CE518 | 512 x 12 | | 25 x 8 | 16 x 8 |
| PIC12CE519 | 1024 x 12 | | 41 x 8 | 16 x 8 |

The PIC12C5XX can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC12C5XX has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12C5XX simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC12C5XX device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.

7.0.2 SERIAL CLOCK

This SCL input is used to synchronize the data transfer from and to the device.

7.1 BUS CHARACTERISTICS

The following **bus protocol** is to be used with the EEPROM data memory.

- Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 7-3).

7.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

7.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

7.1.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

7.1.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

7.1.5 ACKNOWLEDGE

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

| |
|---|
| <p>Note: Acknowledge bits are not generated if an internal programming cycle is in progress.</p> |
|---|

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition (Figure 7-4).

8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 8-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 8-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



8.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (R_{ext}) and capacitor (C_{ext}) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low C_{ext} values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 8-6 shows how the R/C combination is connected to the PIC12C5XX. For R_{ext} values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high R_{ext} values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping R_{ext} between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (C_{ext} = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to V_{DD} for given R_{ext}/C_{ext} values as well as frequency variation due to operating temperature for given R, C, and V_{DD} values.

FIGURE 8-6: EXTERNAL RC OSCILLATOR MODE





FIGURE 8-11: TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ TIED TO V_{DD}): SLOW V_{DD} RISE TIME



8.5 Device Reset Timer (DRT)

In the PIC12C5XX, DRT runs from RESET and varies based on oscillator selection (see Table 8-5.)

The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows V_{DD} to rise above $\text{V}_{\text{DD min}}$, and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after $\overline{\text{MCLR}}$ has reached a logic high ($\text{V}_{\text{IH}}\overline{\text{MCLR}}$) level. Thus, programming GP3/ $\overline{\text{MCLR}}$ / V_{PP} as $\overline{\text{MCLR}}$ and using an external RC network connected to the $\overline{\text{MCLR}}$ input is not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the GP3/ $\overline{\text{MCLR}}$ / V_{PP} pin as a general purpose input.

The Device Reset time delay will vary from chip to chip due to V_{DD} , temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake from SLEEP mode automatically.

8.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external RC oscillator of the GP5/OSC1/CLKIN pin and the internal 4 MHz oscillator. That means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The $\overline{\text{TO}}$ bit ($\text{STATUS}\langle 4 \rangle$) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 8.1). Refer to the PIC12C5XX Programming Specifications to determine how to access the configuration word.

TABLE 8-5: DRT (DEVICE RESET TIMER PERIOD)

| Oscillator Configuration | POR Reset | Subsequent Resets |
|--------------------------|-----------------|-----------------------------|
| IntRC & ExtRC | 18 ms (typical) | 300 μs (typical) |
| XT & LP | 18 ms (typical) | 18 ms (typical) |

8.7 Time-Out Sequence, Power Down, and Wake-up from SLEEP Status Bits (TO/PD/GPWUF)

The \overline{TO} , \overline{PD} , and GPWUF bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a \overline{MCLR} or Watchdog Timer (WDT) reset.

TABLE 8-7: $\overline{TO}/\overline{PD}/\overline{GPWUF}$ STATUS AFTER RESET

| GPWUF | \overline{TO} | \overline{PD} | RESET caused by |
|-------|-----------------|-----------------|--------------------------------------|
| 0 | 0 | 0 | WDT wake-up from SLEEP |
| 0 | 0 | u | WDT time-out (not from SLEEP) |
| 0 | 1 | 0 | \overline{MCLR} wake-up from SLEEP |
| 0 | 1 | 1 | Power-up |
| 0 | u | u | \overline{MCLR} not during SLEEP |
| 1 | 1 | 0 | Wake-up from SLEEP on pin change |

Legend: u = unchanged

Note 1: The \overline{TO} , \overline{PD} , and GPWUF bits maintain their status (u) until a reset occurs. A low-pulse on the \overline{MCLR} input does not change the \overline{TO} , \overline{PD} , and GPWUF status bits.

8.8 Reset on Brown-Out

A brown-out is a condition where device power (V_{DD}) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC12C5XX devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 8-13, Figure 8-14 and Figure 8-15

FIGURE 8-13: BROWN-OUT PROTECTION CIRCUIT 1




FIGURE 8-14: BROWN-OUT PROTECTION CIRCUIT 2





FIGURE 8-15: BROWN-OUT PROTECTION CIRCUIT 3



10.16 KEELOQ[®] Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

PIC12C5XX

TABLE 11-1: PULL-UP RESISTOR RANGES - PIC12C508/C509

| V _{DD} (Volts) | Temperature (°C) | Min | Typ | Max | Units |
|-------------------------|------------------|------|------|------|-------|
| GP0/GP1 | | | | | |
| 2.5 | –40 | 38K | 42K | 63K | Ω |
| | 25 | 42K | 48K | 63K | Ω |
| | 85 | 42K | 49K | 63K | Ω |
| | 125 | 50K | 55K | 63K | Ω |
| 5.5 | –40 | 15K | 17K | 20K | Ω |
| | 25 | 18K | 20K | 23K | Ω |
| | 85 | 19K | 22K | 25K | Ω |
| | 125 | 22K | 24K | 28K | Ω |
| GP3 | | | | | |
| 2.5 | –40 | 285K | 346K | 417K | Ω |
| | 25 | 343K | 414K | 532K | Ω |
| | 85 | 368K | 457K | 532K | Ω |
| | 125 | 431K | 504K | 593K | Ω |
| 5.5 | –40 | 247K | 292K | 360K | Ω |
| | 25 | 288K | 341K | 437K | Ω |
| | 85 | 306K | 371K | 448K | Ω |
| | 125 | 351K | 407K | 500K | Ω |

* These parameters are characterized but not tested.

NOTES:

13.0 ELECTRICAL CHARACTERISTICS - PIC12C508A/PIC12C509A/ PIC12LC508A/PIC12LC509A/PIC12CR509A/PIC12CE518/PIC12CE519/ PIC12LCE518/PIC12LCE519/PIC12LCR509A

Absolute Maximum Ratings†

| | |
|--|-------------------------------------|
| Ambient Temperature under bias | -40°C to +125°C |
| Storage Temperature | -65°C to +150°C |
| Voltage on V _{DD} with respect to V _{SS} | 0 to +7.0 V |
| Voltage on $\overline{\text{MCLR}}$ with respect to V _{SS} | 0 to +14 V |
| Voltage on all other pins with respect to V _{SS} | -0.3 V to (V _{DD} + 0.3 V) |
| Total Power Dissipation ⁽¹⁾ | 700 mW |
| Max. Current out of V _{SS} pin | 200 mA |
| Max. Current into V _{DD} pin | 150 mA |
| Input Clamp Current, I _{IK} (V _I < 0 or V _I > V _{DD}) | ±20 mA |
| Output Clamp Current, I _{OK} (V _O < 0 or V _O > V _{DD})..... | ±20 mA |
| Max. Output Current sunk by any I/O pin..... | 25 mA |
| Max. Output Current sourced by any I/O pin..... | 25 mA |
| Max. Output Current sourced by I/O port (GPIO) | 100 mA |
| Max. Output Current sunk by I/O port (GPIO) | 100 mA |

Note 1: Power Dissipation is calculated as follows: $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

†NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC12C5XX

13.3 DC CHARACTERISTICS:

PIC12C508A/509A (Commercial, Industrial, Extended)
PIC12C518/519 (Commercial, Industrial, Extended)
PIC12CR509A (Commercial, Industrial, Extended)

| DC CHARACTERISTICS | | Standard Operating Conditions (unless otherwise specified) | | | | | |
|--------------------|--|---|---------------------|------|--------------|---------------|--|
| | | Operating temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial) $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (extended) | | | | | |
| | | Operating voltage V_{DD} range as described in DC spec Section 13.1 and Section 13.2. | | | | | |
| Param No. | Characteristic | Sym | Min | Typ† | Max | Units | Conditions |
| D030 | Input Low Voltage I/O ports | V_{IL} | | | | | |
| | with TTL buffer | | V_{SS} | - | 0.8V | V | For $4.5V \leq V_{DD} \leq 5.5V$ otherwise |
| | | | V_{SS} | - | $0.15V_{DD}$ | V | |
| | with Schmitt Trigger buffer | | V_{SS} | - | $0.2V_{DD}$ | V | Note 1 Note 1 |
| | MCLR, GP2/T0CKI (in EXTRC mode) | | V_{SS} | - | $0.2V_{DD}$ | V | |
| D031 | OSC1 (in EXTRC mode) | | V_{SS} | - | $0.2V_{DD}$ | V | |
| D032 | OSC1 (in XT and LP) | | V_{SS} | - | $0.3V_{DD}$ | V | |
| D033 | OSC1 (in XT and LP) | | V_{SS} | - | $0.3V_{DD}$ | V | |
| D040 | Input High Voltage I/O ports | V_{IH} | | - | | | |
| | with TTL buffer | | $0.25V_{DD} + 0.8V$ | - | V_{DD} | V | $4.5V \leq V_{DD} \leq 5.5V$ otherwise |
| | | | 2.0V | - | V_{DD} | V | |
| | with Schmitt Trigger buffer | | $0.8V_{DD}$ | - | V_{DD} | V | For entire V_{DD} range |
| | MCLR, GP2/T0CKI | | $0.8V_{DD}$ | - | V_{DD} | V | |
| | OSC1 (XT and LP) | | $0.7V_{DD}$ | - | V_{DD} | V | Note 1 |
| | OSC1 (in EXTRC mode) | | $0.9V_{DD}$ | - | V_{DD} | V | |
| D070 | GPIO weak pull-up current (Note 4) | IPUR | 30 | 250 | 400 | μA | $V_{DD} = 5V, V_{PIN} = V_{SS}$ |
| | MCLR pull-up current | - | - | - | 30 | μA | $V_{DD} = 5V, V_{PIN} = V_{SS}$ |
| D060 | Input Leakage Current (Notes 2, 3) I/O ports | I_{IL} | - | - | ± 1 | μA | $V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance |
| | T0CKI | | - | - | ± 5 | μA | $V_{SS} \leq V_{PIN} \leq V_{DD}$ |
| | OSC1 | | - | - | ± 5 | μA | $V_{SS} \leq V_{PIN} \leq V_{DD}$, XT and LP osc configuration |
| D080 | Output Low Voltage I/O ports | V_{OL} | - | - | 0.6 | V | $I_{OL} = 8.5\text{ mA}$, $V_{DD} = 4.5V$, -40°C to $+85^{\circ}\text{C}$ |
| | | | - | - | 0.6 | V | $I_{OL} = 7.0\text{ mA}$, $V_{DD} = 4.5V$, -40°C to $+125^{\circ}\text{C}$ |
| | Output High Voltage I/O ports (Note 3) | V_{OH} | $V_{DD} - 0.7$ | - | - | V | $I_{OH} = -3.0\text{ mA}$, $V_{DD} = 4.5V$, -40°C to $+85^{\circ}\text{C}$ |
| | | | $V_{DD} - 0.7$ | - | - | V | $I_{OH} = -2.5\text{ mA}$, $V_{DD} = 4.5V$, -40°C to $+125^{\circ}\text{C}$ |
| D100 | Capacitive Loading Specs on Output Pins OSC2 pin | COSC2 | - | - | 15 | pF | In XT and LP modes when external clock is used to drive OSC1. |
| | All I/O pins | CIO | - | - | 50 | pF | |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.

TABLE 13-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

| AC Characteristics | | Standard Operating Conditions (unless otherwise specified) | | | | | |
|--------------------|-----|---|------|--------------------|------|-------|------------------------|
| | | Operating Temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial), $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial), $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (extended) | | | | | |
| | | Operating Voltage V_{DD} range is described in Section 10.1 | | | | | |
| Parameter No. | Sym | Characteristic | Min* | Typ ⁽¹⁾ | Max* | Units | Conditions |
| | | Internal Calibrated RC Frequency | 3.65 | 4.00 | 4.28 | MHz | $V_{DD} = 5.0\text{V}$ |
| | | Internal Calibrated RC Frequency | 3.55 | — | 4.31 | MHz | $V_{DD} = 2.5\text{V}$ |

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC12C5XX

FIGURE 13-3: I/O TIMING - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519




TABLE 13-4: TIMING REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

| AC Characteristics | | Standard Operating Conditions (unless otherwise specified) | | | | |
|--------------------|----------|---|-----|--------------------|------|-------|
| | | Operating Temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial) $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (extended) | | | | |
| | | Operating Voltage V_{DD} range is described in Section 13.1 | | | | |
| Parameter No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units |
| 17 | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾ | — | — | 100* | ns |
| 18 | TosH2ioI | OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | TBD | — | — | ns |
| 19 | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | TBD | — | — | ns |
| 20 | TioR | Port output rise time ^(2, 3) | — | 10 | 25** | ns |
| 21 | TioF | Port output fall time ^(2, 3) | — | 10 | 25** | ns |

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in EXTRC mode.

3: See Figure 13-1 for loading conditions.

FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519




TABLE 13-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

| AC Characteristics Standard Operating Conditions (unless otherwise specified) | | | | | | | |
|---|------|--|-------|--------------------|-------|-------|------------------------|
| | | Operating Temperature | | | | | |
| | | 0°C ≤ TA ≤ +70°C (commercial) | | | | | |
| | | -40°C ≤ TA ≤ +85°C (industrial) | | | | | |
| | | -40°C ≤ TA ≤ +125°C (extended) | | | | | |
| | | Operating Voltage VDD range is described in Section 13.1 | | | | | |
| Parameter No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| 30 | TmCL | MCLR Pulse Width (low) | 2000* | — | — | ns | VDD = 5 V |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 9* | 18* | 30* | ms | VDD = 5 V (Commercial) |
| 32 | TDRT | Device Reset Timer Period ⁽²⁾ | 9* | 18* | 30* | ms | VDD = 5 V (Commercial) |
| 34 | TioZ | I/O Hi-impedance from MCLR Low | — | — | 2000* | ns | |

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 2: See Table 13-6.

PIC12C5XX

NOTES:

PIC12C5XX

Package Type: K04-018 8-Lead Plastic Dual In-line (P) – 300 mil



| Units | | INCHES* | | | MILLIMETERS | | |
|------------------------------|-----|---------|-------|-------|-------------|------|------|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| PCB Row Spacing | | | 0.300 | | | 7.62 | |
| Number of Pins | n | | 8 | | | 8 | |
| Pitch | p | | 0.100 | | | 2.54 | |
| Lower Lead Width | B | 0.014 | 0.018 | 0.022 | 0.36 | 0.46 | 0.56 |
| Upper Lead Width | B1† | 0.055 | 0.060 | 0.065 | 1.40 | 1.52 | 1.65 |
| Shoulder Radius | R | 0.000 | 0.005 | 0.010 | 0.00 | 0.13 | 0.25 |
| Lead Thickness | c | 0.006 | 0.012 | 0.015 | 0.20 | 0.29 | 0.38 |
| Top to Seating Plane | A | 0.140 | 0.150 | 0.160 | 3.56 | 3.81 | 4.06 |
| Top of Lead to Seating Plane | A1 | 0.060 | 0.080 | 0.100 | 1.52 | 2.03 | 2.54 |
| Base to Seating Plane | A2 | 0.005 | 0.020 | 0.035 | 0.13 | 0.51 | 0.89 |
| Tip to Seating Plane | L | 0.120 | 0.130 | 0.140 | 3.05 | 3.30 | 3.56 |
| Package Length | D‡ | 0.355 | 0.370 | 0.385 | 9.02 | 9.40 | 9.78 |
| Molded Package Width | E‡ | 0.245 | 0.250 | 0.260 | 6.22 | 6.35 | 6.60 |
| Radius to Radius Width | E1 | 0.267 | 0.280 | 0.292 | 6.78 | 7.10 | 7.42 |
| Overall Row Spacing | eB | 0.310 | 0.342 | 0.380 | 7.87 | 8.67 | 9.65 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |

* Controlling Parameter.

† Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

‡ Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820