

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	768B (512 x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIJ
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c508a-04-sm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		PIC12C508(A)	PIC12C509(A)	PIC12CR509A	PIC12CE518	PIC12CE519	PIC12C671	PIC12C672	PIC12CE673	PIC12CE674
Clock	Maximum Frequency of Operation (MHz)	4	4	4	4	4	10	10	10	10
	EPROM Program Memory	512 x 12	1024 x 12	1024 x 12 (ROM)	512 x 12	1024 x 12	1024 x 14	2048 x 14	1024 x 14	2048 x 14
Memory	RAM Data Memory (bytes)	25	41	41	25	41	128	128	128	128
	EEPROM Data Memory (bytes)	_	_	_	16	16	_	—	16	16
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
	A/D Con- verter (8-bit) Channels	_	_	_	_	_	4	4	4	4
	Wake-up from SLEEP on pin change	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	—	—	-			4	4	4	4
Features	I/O Pins	5	5	5	5	5	5	5	5	5
	Input Pins	1	1	1	1	1	1	1	1	1
	Internal Pull-ups	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	In-Circuit Serial Programming	Yes	Yes	_	Yes	Yes	Yes	Yes	Yes	Yes
	Number of Instructions	33	33	33	33	33	35	35	35	35
	Packages	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW	8-pin DIP, JW

TABLE 1-1: PIC12CXXX & PIC12CEXXX FAMILY OF DEVICES

All PIC12CXXX & PIC12CEXXX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC12CXXX & PIC12CEXXX devices use serial programming with data pin GP0 and clock pin GP1.





TABLE 5-1:	SUMMARY OF PORT REGISTERS
------------	---------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRIS	—	Ι							11 1111	11 1111
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03H	STATUS	GPWUF		PAO	TO	PD	Z	DC	С	0001 1xxx	q00q quuu ⁽¹⁾
06h	GPIO (PIC12C508/ PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12CR509A)	_		GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	GPIO (PIC12CE518/ PIC12CE519)	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	11uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, g = see tables in Section 8.7 for possible values.

Note 1: If reset was due to wake-up on change, then bit 7 = 1. All other resets will cause bit 7 = 0.

5.4 I/O Programming Considerations

5.4.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit5 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., ${\tt BCF}$, ${\tt BSF}$, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wiredand"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

; 1 ; ;	Initial GPIO<5 GPIO<2	L GPIO S 5:3> Inp 2:0> Out	Settings puts puts		
;					
;			GPI) latch	GPIO pins
;					
	BCF	GPIO, 5	5 ;01	-ppp	11 pppp
	BCF	GPIO, 4	i ;10	-ppp	11 pppp
	MOVLW	007h	;		
	TRIS	GPIO	;10	-ppp	11 pppp

;Note that the user may have expected the pin ;values to be --00 pppp. The 2nd BCF caused ;GP5 to be latched as the pin value (High).

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-2: SUCCESSIVE I/O OPERATION

:	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 0	Q4 Q1 Q2 Q3 Q4	
Instruction	PC	PC + 1	X PC + 2	X PC + 3	This example shows a write to GPIO followed
fetched	tched MOVWF GPIO MOVF GPIO,W NOP	NOP	Data setup time = $(0.25 \text{ Tcy} - \text{TpD})$		
GP5:GP0			X	ו ו עריייייייייייייייייייייייייייייייייייי	where: Tcy = instruction cycle.
		Port pin written here	Port pin sampled he	ere	TPD = propagation delay Therefore, at higher clock frequencies, a write followed by a read may be problematic.
Instruction executed		MOVWF GPIO (Write to GPIO)	MOVF GPIO,W (Read GPIO)	NOP	
				. ,	

FIGURE 7-3: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





7.2 Device Addressing

After generating a START condition, the bus master transmits a control byte consisting of a slave address and a Read/Write bit that indicates what type of operation is to be performed. The slave address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one a read operation is selected, and when set to a zero a write operation is selected. (Figure 7-5). The bus is monitored for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.

FIGURE 7-5: CONTROL BYTE FORMAT



8.2 Oscillator Configurations

8.2.1 OSCILLATOR TYPES

The PIC12C5XX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 8-2). The PIC12C5XX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT or LP modes, the device can have an external clock source drive the GP5/ OSC1/CLKIN pin (Figure 8-3).

FIGURE 8-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC CONFIGURATION)



FIGURE 8-3: EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)



TABLE 8-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C5XX

Osc	Resonator	Cap. Range	Cap. Range
Type	Freq	C1	C2
XT	4.0 MHz	30 pF	30 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC12C5XX

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz ⁽¹⁾	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 8-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 8-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



8.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 8-6 shows how the R/C combination is connected to the PIC12C5XX. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

FIGURE 8-6: EXTERNAL RC OSCILLATOR MODE



8.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C, see "Electrical Specifications" section for information on variation over voltage and temperature.

In addition, a calibration instruction is programmed into the top of memory which contains the calibration value for the internal RC oscillator. This location is never code protected regardless of the code protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the reset vector. This will load the W register with the calibration value upon reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part. so it can be reprogrammed correctly later.

For the PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, and PIC12CR509A, bits <7:2>, CAL5-CAL0 are used for calibration. Adjusting CAL5-0 from 000000 to 111111 yields a higher clock speed. Note that bits 1 and 0 of OSCCAL are unimplemented and should be written as 0 when modifying OSCCAL for compatibility with future devices.

For the PIC12C508 and PIC12C509, the upper 4 bits of the register are used. Writing a larger value in this location yields a higher clock speed.

8.3 <u>RESET</u>

The device differentiates between various kinds of reset:

- a) Power on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP
- f) Wake-up from SLEEP on pin change

Some registers are not reset in any way; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on poweron reset (POR), \overline{MCLR} , WDT or wake-up on pin change reset during normal operation. They are not affected by a WDT reset during SLEEP or \overline{MCLR} reset during SLEEP, since these resets are viewed as resumption of normal operation. The exceptions to this are \overline{TO} , \overline{PD} , and GPWUF bits. They are set or cleared differently in different reset situations. These bits are used in software to determine the nature of reset. See Table 8-3 for a full description of reset states of all registers.

TABLE 8-3: RESET CONDITIONS FOR REGISTERS

Register	Address	Power-on Reset	MCLR Reset WDT time-out Wake-up on Pin Change
W (PIC12C508/509)	_	qqqq xxxx (1)	qqqq uuuu (1)
W (PIC12C508A/509A/ PIC12CE518/519/ PIC12CE509A)	_	qqqq qqxx (1)	qqqq qquu (1)
INDF	00h	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PC	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	q00q quuu ^(2,3)
FSR (PIC12C508/ PIC12C508A/ PIC12CE518)	04h	111x xxxx	111u uuuu
FSR (PIC12C509/ PIC12C509A/ PIC12CE519/ PIC12CR509A)	04h	110x xxxx	lluu uuuu
OSCCAL (PIC12C508/509)	05h	0111	uuuu
OSCCAL (PIC12C508A/509A/ PIC12CE518/512/ PIC12CR509A)	05h	1000 00	uuuu uu
GPIO (PIC12C508/PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12CR509A)	06h	xx xxxx	uu uuuu
GPIO (PIC12CE518/ PIC12CE519)	06h	llxx xxxx	lluu uuuu
OPTION	—	1111 1111	1111 1111
TRIS	—	11 1111	11 1111

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

Note 2: See Table 8-7 for reset value for specific conditions

Note 3: If reset was due to wake-up on pin change, then bit 7 = 1. All other resets will cause bit 7 = 0.

TABLE 8-4: RESET CONDITION FOR SPECIAL REGISTERS

	STATUS Addr: 03h	PCL Addr: 02h
Power on reset	0001 1xxx	1111 1111
MCLR reset during normal operation	000u uuuu	1111 1111
MCLR reset during SLEEP	0001 0uuu	1111 1111
WDT reset during SLEEP	0000 0uuu	1111 1111
WDT reset normal operation	0000 uuuu	1111 1111
Wake-up from SLEEP on pin change	1001 Ouuu	1111 1111

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

8.7 <u>Time-Out Sequence, Power Down,</u> and Wake-up from SLEEP Status Bits (TO/PD/GPWUF)

The $\overline{\text{TO}}$, $\overline{\text{PD}}$, and GPWUF bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a $\overline{\text{MCLR}}$ or Watchdog Timer (WDT) reset.

TABLE 8-7:	TO/PD/GPWUF STATUS
	AFTER RESET

GPWUF	то	PD	RESET caused by
0	0	0	WDT wake-up from
			SLEEP
0	0	u	WDT time-out (not from
			SLEEP)
0	1	0	MCLR wake-up from
			SLEEP
0	1	1	Power-up
0	u	u	MCLR not during SLEEP
1	1	0	Wake-up from SLEEP on
			pin change

Legend: u = unchanged

Note 1: The TO, PD, and GPWUF bits maintain their status (u) until a reset occurs. A lowpulse on the MCLR input does not change the TO, PD, and GPWUF status bits.

8.8 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC12C5XX devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 8-13 , Figure 8-14 and Figure 8-15

FIGURE 8-13: BROWN-OUT PROTECTION CIRCUIT 1



FIGURE 8-14: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

*Refer to Figure 8-7 and Table 11-1 for internal weak pull-up on MCLR.

FIGURE 8-15: BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX family of supervisors provide push-pull and open collector outputs with both high and low active reset pins. There are 7 different trip point selections to accomodate 5V and 3V systems.

8.9 Power-Down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

8.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{TO} bit (STATUS<4>) is set, the \overline{PD} bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the $\overline{\text{MCLR}}$ pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or VSs and the GP3/ MCLR/VPP pin must be at a logic high level (VIHMC) if MCLR is enabled.

8.9.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. An external reset input on GP3/MCLR/VPP pin, when configured as MCLR.
- 2. A Watchdog Timer time-out reset (if WDT was enabled).
- A change on input pin GP0, GP1, or GP3/ MCLR/VPP when wake-up on change is enabled.

These events cause a device reset. The $\overline{\text{TO}}$, $\overline{\text{PD}}$, and GPWUF bits can be used to determine the cause of device reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF bit indicates a change in state while in SLEEP at pins GP0, GP1, or GP3 (since the last time there was a file or bit operation on GP port).

Caution: Right before entering SLEEP, read the input pins. When in SLEEP, wake up occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before reentering SLEEP, a wake up will occur immediately even if no pins change while in SLEEP mode.

The WDT is cleared when the device wakes from sleep, regardless of the wake-up source.

8.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

The first 64 locations can be read by the PIC12C5XX regardless of the code protection bit setting.

The last memory location cannot be read if code protection is enabled on the PIC12C508/509.

The last memory location can be read regardless of the code protection bit setting on the PIC12C508A/509A/CR509A/CE518/CE519.

8.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other codeidentification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '0's.

BSF	Bit Set f	BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BSF f,b	Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 31$ $0 \le b \le 7$	Operands:	$0 \le f \le 31$ $0 \le b < 7$
Operation:	$1 \rightarrow (f < b >)$	Operation:	skip if (f) = 1
Status Affected:	None	Status Affected:	None
Encoding:	0101 bbbf fff	Encoding:	0111 bbbf ffff
Description:	Bit 'b' in register 'f' is set.	Description:	If bit 'b' in register 'f' is '1' then the next
Words:	1		instruction is skipped.
Cycles:	1		fetched during the current instruction
Example:	BSF FLAG_REG, 7		execution, is discarded and an NOP is
Before Instruction			executed instead, making this a 2 cycle instruction.
$FLAG_REG = 0x0A$		Words:	1
After Instruction FLAG_REG = 0x8A		Cvcles:	1(2)
		Example:	HERE BTFSS FLAG,1
		·	FALSE GOTO PROCESS_CODE
BTFSC	Bit Test f, Skip if Clear		TRUE •
Syntax:	[label] BTFSC f,b		•
Operands:	$0 \le f \le 31$	Before Instru	uction
	$0 \le b \le 7$	PC	= address (HERE)
Operation:	skip if (f) = 0	After Instruc	tion
Status Affected:	None	If FLAG	(1 > = 0, = address (FALSE):
Encoding:	0110 bbbf ffff	if FLAG<	(1> = 1,
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped.	PC	= address (TRUE)
	If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and an NOP is		

executed instead, making this a 2 cycle

BTFSC FLAG,1

address (HERE)

address (TRUE);

address(FALSE)

PROCESS_CODE

GOTO

٠ •

0, =

1, =

instruction.

1

1(2)

HERE

TRUE

Before Instruction PC

After Instruction if FLAG<1>

if FLAG<1>

PC

PC

FALSE

=

=

=

Words:

Cycles:

Example:

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1 \right] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	0010 10df ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Before Instru CNT Z After Instruct CNT	ction = 0xFF = 0 ion = 0x00
Z INCFSZ	= 1 Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 31$

Syntax:	[label]	INCFSZ	f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$					
Operation:	(f) + 1 \rightarrow	(dest), sł	kip if resu	lt = 0		
Status Affected:	None					
Encoding:	0011	11df	ffff			
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruc- tion, which is already fetched, is dis- carded and an NOP is executed instead making it a two cycle instruc- tion.					
Words:	1					
Cycles:	1(2)					
Example:	HERE CONTINUE	INCFSZ GOTO -	CN LOOI	r, 1 ?		
Defense heefe		•				
PC	= addre	ess (HER)	E)			
After Instruct CNT if CNT PC if CNT PC	tion = CNT = 0, = addre ≠ 0, = addre	+ 1; ess (CON	<pre>FINUE);</pre>			

IORLW Inclusive OR literal with W						
Syntax:	[<i>label</i>] IORLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .OR. (k) \rightarrow (W)					
Status Affected:	Z					
Encoding:	1101 kkkk kkkk					
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.					
Words:	1					
Cycles:	1					
Example:	IORLW 0x35					
Before Instru W =	uction 0x9A					
After Instruc W = Z =	tion 0xBF 0					

IORWF		Incl	usive	e OR W v	vith f	
Syntax:		[lab	el]	IORWF	f,d	
Operand	ls:	0 ≤ 1 d ∈	f ≤ 31 [0,1]			
Operatio	n:	(W).	OR.	$(f) \rightarrow (de)$	st)	
Status A	ffected:	Ζ				
Encodin	g:	00	01	00df	ffff	
Descript	ion:	Inclu ter 'f the \ place	isive C '. If 'd' V regi ed bao	OR the W is 0 the re ster. If 'd' i ck in regis	register wi esult is pla- is 1 the res ter 'f'.	th regis- ced in sult is
Words:		1				
Cycles:		1				
Example	: :	IOR	WF		RESULT,	0
Befo Afte	ore Instru RESULT W r Instruct	ction = = ion	0x13 0x91			
	RESULI W Z	= = =	0x93 0			

11.3 Timing Parameter Symbology and Load Conditions - PIC12C508/C509

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

т			
1			
F	Frequency	Т	Time
Lowerca	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	OSC	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	ТОСКІ
io	I/O port	wdt	watchdog timer
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 11-1: LOAD CONDITIONS - PIC12C508/C509



11.4 Timing Diagrams and Specifications





AC Characteristics		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
	Fosc	External CLKIN Frequency ⁽²⁾					
			DC	—	4	MHz	XT osc mode
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾					
			0.1	—	4	MHz	XT osc mode
			DC	—	200	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽²⁾	250	—	—	ns	EXTRC osc mode
			250	—	—	ns	XT osc mode
			5	—	—	ms	LP osc mode
		Oscillator Period ⁽²⁾	250	—	—	ns	EXTRC osc mode
			250	—	10,000	ns	XT osc mode
			5	—	—	ms	LP osc mode
2	Тсу	Instruction Cycle Time ⁽³⁾	—	4/Fosc	—	_	
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	—	—	ns	XT oscillator
			2*	—	—	ms	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	—	25*	ns	XT oscillator
			—	—	50*	ns	LP oscillator

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

Instruction cycle period (Tcy) equals four times the input oscillator time base period.

13.5 <u>Timing Parameter Symbology and Load Conditions - PIC12C508A, PIC12C509A,</u> PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

The timing parameter symbols have been created following one of the following formats:

1. TPPSZPPS	1.	Тр	pS2	ppS
-------------	----	----	-----	-----

2. TppS

z. rpps			
т			
F	Frequency	Т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	t0	TOCKI
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 13-1: LOAD CONDITIONS - PIC12C508A/C509A, PIC12CE518/519, PIC12LC508A/509A, PIC12LCE518/519, PIC12LCR509A



13.6 Timing Diagrams and Specifications

FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519



TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)}, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)}, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1} \end{array}$					
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
	Fosc	External CLKIN Frequency ⁽²⁾					
			DC	—	4	MHz	XT osc mode
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾	DC	—	4	MHz	EXTRC osc mode
			0.1	—	4	MHz	XT osc mode
			DC	—	200	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽²⁾					
			250	—	_	ns	XT osc mode
			5	—		ms	LP osc mode
		Oscillator Period ⁽²⁾	250	—	—	ns	EXTRC osc mode
			250	—	10,000	ns	XT osc mode
			5	—	Ι	ms	LP osc mode
2	Тсу	Instruction Cycle Time ⁽³⁾	—	4/Fosc	—	—	
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	—		ns	XT oscillator
			2*	—	—	ms	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	—	25*	ns	XT oscillator
			—	—	50*	ns	LP oscillator

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 14-15: VIL, VIH OF NMCLR, AND TOCKI VS. VDD





Package Type: K04-056 8-Lead Plastic Small Outline (SM) - Medium, 208 mil

Units INCHES*				М	ILLIMETER	S	
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		8			8	
Overall Pack. Height	A	0.070	0.074	0.079	1.78	1.89	2.00
Shoulder Height	A1	0.037	0.042	0.048	0.94	1.08	1.21
Standoff	A2	0.002	0.005	0.009	0.05	0.14	0.22
Molded Package Length	D‡	0.200	0.205	0.210	5.08	5.21	5.33
Molded Package Width	E‡	0.203	0.208	0.213	5.16	5.28	5.41
Outside Dimension	E1	0.300	0.313	0.325	7.62	7.94	8.26
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	с	0.008	0.009	0.010	0.19	0.22	0.25
Lower Lead Width	B [†]	0.014	0.017	0.020	0.36	0.43	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."