

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	768B (512 x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIJ
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c508at-04-sm


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


### Pin Diagram - PIC12C508/509



### Pin Diagram - PIC12C508A/509A, PIC12CE518/519



### Pin Diagram - PIC12CR509A



### **Device Differences**

Device	Voltage Range	Oscillator	Oscillator Calibration <sup>2</sup> (Bits)	Process Technology (Microns)
PIC12C508A	3.0-5.5	See Note 1	6	0.7
PIC12LC508A	2.5-5.5	See Note 1	6	0.7
PIC12C508	2.5-5.5	See Note 1	4	0.9
PIC12C509A	3.0-5.5	See Note 1	6	0.7
PIC12LC509A	2.5-5.5	See Note 1	6	0.7
PIC12C509	2.5-5.5	See Note 1	4	0.9
PIC12CR509A	2.5-5.5	See Note 1	6	0.7
PIC12CE518	3.0-5.5	-	6	0.7
PIC12LCE518	2.5-5.5	-	6	0.7
PIC12CE519	3.0-5.5	-	6	0.7
PIC12LCE519	2.5-5.5	-	6	0.7

**Note 1:** If you change from the PIC12C50X to the PIC12C50XA or to the PIC12CR50XA, please verify oscillator characteristics in your application.

Note 2: See Section 7.2.5 for OSCCAL implementation differences.

### 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12C5XX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12C5XX uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1µs @ 4MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), ROM memory, and non-volatile (EEPROM) for each device.

	Memory							
Device	EPROM Program	ROM Program	RAM Data	EEPROM Data				
PIC12C508	512 x 12		25					
PIC12C509	1024 x 12		41					
PIC12C508A	512 x 12		25					
PIC12C509A	1024 x 12		41					
PIC12CR509A		1024 x 12	41					
PIC12CE518	512 x 12		25 x 8	16 x 8				
PIC12CE519	1024 x 12		41 x 8	16 x 8				

The PIC12C5XX can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC12C5XX has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12C5XX simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC12C5XX device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.

Name	DIP Pin #	SOIC Pin #	l/O/P Type	Buffer Type	Description
GP0	7	7	I/O	TTL/ST	Bi-directional I/O port/ serial programming data. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP1	6	6	I/O	TTL/ST	Bi-directional I/O port/ serial programming clock. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP2/T0CKI	5	5	I/O	ST	Bi-directional I/O port. Can be configured as T0CKI.
GP3/MCLR/Vpp	4	4	Ι	TTL/ST	Input port/master clear (reset) input/programming volt- age input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation or the device will enter programming mode. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. Weak pull-up always on if configured as MCLR. ST when in MCLR mode.
GP4/OSC2	3	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output. Con- nections to crystal or resonator in crystal oscillator mode (XT and LP modes only, GPIO in other modes).
GP5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port/oscillator crystal input/external clock source input (GPIO in Internal RC mode only, OSC1 in all other oscillator modes). TTL input when GPIO, ST input in external RC oscillator mode.
Vdd	1	1	Р	_	Positive supply for logic and I/O pins
Vss	8	8	Р	_	Ground reference for logic and I/O pins

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input

### 3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.


### 3.2 Instruction Flow/Pipelining

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

### FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



### EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



### 4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The special registers can be classified into two sets. The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

### TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY

										Value on Power-On	Value on All Other
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	Resets <sup>(2)</sup>
N/A	TRIS	—	I							11 1111	11 1111
N/A	OPTION	Contains co prescaler, v				Timer0/WD1 pull-ups	Г			1111 1111	1111 1111
00h	INDF	Uses conte	ents of FSR	R to addres	s data me	mory (not a	physical reg	jister)		xxxx xxxx	uuuu uuuu
01h	TMR0	8-bit real-ti	me clock/c	ounter						xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Low order	B bits of PC	c						1111 1111	1111 1111
03h	STATUS	GPWUF	-	PA0	TO	PD	Z	DC	С	0001 1xxx	q00q quuu <sup>(3)</sup>
04h	FSR (PIC12C508/ PIC12C508A/ PIC12C518)	Indirect dat	a memory	address p	pointer	L	L	1	1	111x xxxx	111u uuuu
04h	FSR (PIC12C509/ PIC12C509A/ PIC12CR509A/ PIC12CE519)	Indirect dat	ndirect data memory address pointer							110x xxxx	11uu uuuu
05h	OSCCAL (PIC12C508/ PIC12C509)	CAL3	CAL2	CAL1	CAL0	_	_	_	_	0111	uuuu
05h	OSCCAL (PIC12C508A/ PIC12C509A/ PIC12CE518/ PIC12CE519/ PIC12CR509A)	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		_	1000 00	uuuu uu
06h	GPIO (PIC12C508/ PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12C509A)	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	GPIO (PIC12CE518/ PIC12CE519)	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	11uu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable)

x = unknown, u = unchanged, q = see the tables in Section 8.7 for possible values.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 for an explanation of how to access these bits.

2: Other (non power-up) resets include external reset through MCLR, watchdog timer and wake-up on pin change reset.

3: If reset was due to wake-up on pin change then bit 7 = 1. All other resets will cause bit 7 = 0.

### 4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bit for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions, which do affect STATUS bits, see Instruction Set Summary.

### FIGURE 4-4: STATUS REGISTER (ADDRESS:03h)

<u>R/W-0</u> GPWUF	R/W-0	R/W-0 PA0	<u>R-1</u> TO	R-1 PD	R/W-x Z	R/W-x DC	R/W-x C	R = Readable bit
t7	6	5	4	3	2	1	bit0	W = Writable bit - n = Value at POR reset
	<b>GPWUF</b> : G 1 = Reset o 0 = After po	due to wake	-up from S	LEEP on pi	n change			
it 6:	Unimplem	ented						
	0 = Page 0 Each page Using the F	(200h - 3F (000h - 1F is 512 byte A0 bit as a	Fh) - PIC12 Fh) - PIC12 s. general pu	2C509, PIC 2C5XX irpose read		evices whic	h do not use	2CE519 e it for program ith future products.
	<b>TO</b> : Time-o 1 = After po 0 = A WDT	ower-up, CL		uction, or S	LEEP instruc	tion		
	PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction							
	<ul> <li>Z: Zero bit</li> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>							
	<ul> <li>DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions)</li> <li>ADDWF</li> <li>1 = A carry from the 4th low order bit of the result occurred</li> <li>0 = A carry from the 4th low order bit of the result did not occur</li> <li>SUBWF</li> <li>1 = A borrow from the 4th low order bit of the result did not occur</li> <li>0 = A borrow from the 4th low order bit of the result did not occur</li> </ul>							
	ADDWF 1 = A carry			SUBWF 1 = A bor	RF, RLF instr row did not c row occurred	occur	<b>RRF or R</b> Load bit w	LF vith LSB or MSB, respectively

### 5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers are all set. See Section 7.0 for SCL and SDA description for PIC12CE5XX.

### 5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP5:GP0). Bits 7 and 6 are unimplemented and read as '0's. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions the pins will read as '0' during port read. Pins GP0, GP1, and GP3 can be configured with weak pull-ups and also with wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If pin 4 is configured as MCLR, weak pullup is always on and wake-up on change for this pin is not enabled.

### 5.2 TRIS Register


The output driver control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3 which is input only and GP2 which may be controlled by the option register, see Figure 4-5.

Note:	A read of the ports reads the pins, not the output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a read of the port will indicate that the pin is
	low.


The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

### 5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.




### FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



### FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

### FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2



### TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
01h	TMR0	Timer0 -	8-bit real	-time clo	ck/count	er				xxxx xxxx	uuuu uuuu
N/A	OPTION	GPWU	GPPU	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	TRIS	—		GP5	GP4	GP3	GP2	GP1	GP0	11 1111	11 1111

Legend: Shaded cells not used by Timer0, - = unimplemented, x = unknown, u = unchanged,

### 7.3 WRITE OPERATIONS

### 7.3.1 BYTE WRITE


Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/Wbit (which is a logic low) are placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer. Only the lower four address bits are used by the device, and the upper four bits are don't cares. The address byte is acknowledgeable and the master device will then transmit the data word to be written into the addressed memory location. The memorv acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time will not generate acknowledge signals (Figure 7-7). After a byte write command, the internal address counter will not be incremented and will point to the same address location that was just written. If a stop bit is transmitted to the device at any point in the write command sequence before the entire sequence is complete, then the command will abort and no data will be written. If more than 8 data bits are transmitted before the stop bit is sent, then the device will clear the previously loaded byte and begin loading the data buffer again. If more than one data byte is transmitted to the device and a stop bit is sent before a full eight data bits have been transmitted, then the write command will abort and no data will be written. The EEPROM memory employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below minimum VDD.

Byte write operations must be preceded and immediately followed by a bus not busy bus cycle where both SDA and SCL are held high.

### 7.4 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Figure 7-6 for flow diagram.

### FIGURE 7-6: ACKNOWLEDGE POLLING FLOW






FIGURE 7-7: BYTE WRITE

### 8.2 Oscillator Configurations

### 8.2.1 OSCILLATOR TYPES


The PIC12C5XX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor


### 8.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 8-2). The PIC12C5XX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT or LP modes, the device can have an external clock source drive the GP5/ OSC1/CLKIN pin (Figure 8-3).

### FIGURE 8-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC CONFIGURATION)



### FIGURE 8-3: EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)



### TABLE 8-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C5XX

Osc	Resonator	Cap. Range	Cap. Range
Type	Freq	C1	C2
XT	4.0 MHz	30 pF	30 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

### TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC12C5XX

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz <sup>(1)</sup>	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF

Note 1: For VDD > 4.5V, C1 = C2  $\approx$  30 pF is recommended.

These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

#### 8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

### FIGURE 8-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 8-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

### FIGURE 8-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



### 8.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 8-6 shows how the R/C combination is connected to the PIC12C5XX. For Rext values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M $\Omega$ ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

## FIGURE 8-6: EXTERNAL RC OSCILLATOR MODE



# PIC12C5XX

MOVF	Move f				
Syntax:	[label] MOVF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$				
Operation:	$(f) \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0010 00df ffff				
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.				
Words:	1				
Cycles:	1				
Example:	MOVF FSR, 0				
After Instruc W =	tion value in FSR register				

MOVLW	Move Literal to W							
Syntax:	[ label ]	MOVLW	k					
Operands:	$0 \le k \le 255$							
Operation:	$k \rightarrow (W)$ None							
Status Affected:								
Encoding:	1100	kkkk	kkkk					
Description:	The eight bit literal 'k' is loaded into the W register. The don't cares will assemble as 0s.							
Words:	1							
Cycles:	1							
Example:	MOVLW	0x5A						
After Instruc W =	tion 0x5A							

MOVWF	Move W to f						
Syntax:	[label] MOVWF f						
Operands:	$0 \le f \le 31$						
Operation:	$(W) \rightarrow (f)$						
Status Affected:	None						
Encoding:	0000	001f	ffff				
Description:	Move data ter 'f'.	a from the V	W register	to regis-			
Words:	1						
Cycles:	1						
Example:	MOVWF	TEMP_REC	3				
Before Instru TEMP_R W		0xFF 0x4F					
After Instruct TEMP_R W		0x4F 0x4F					

NOP	No Operation						
Syntax:	[label] NOP						
Operands:	None						
Operation:	No operation						
Status Affected:	None						
Encoding:	0000	0000	0000				
Description:	No opera	ation.					
Words:	1						
Cycles:	1						
Example:	NOP						

# PIC12C5XX

OPTION	Load OPTION Register					
Syntax:	[ label ]	OPTION	l			
Operands:	None					
Operation:	$(W)\toO$	PTION				
Status Affected:	None					
Encoding:	0000	0000	0010			
Description:	The content of the W register is load into the OPTION register.					
Words:	1					
Cycles:	1					
Example	OPTION					
Before Instru W	ction = 0x07					
After Instruct OPTION						

RETLW	Return with Literal in W						
Syntax:	[label] RE	TLW	k				
Operands:	$0 \le k \le 255$						
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$						
Status Affected:	None						
Encoding:	1000 kł	kk	kkkk				
Description:	bit literal 'k'. T loaded from th	he pro ne top	aded with the eight gram counter is of the stack (the s is a two cycle				
Words:	1						
Cycles:	2						
Example:	CALL TABLE	;tab ;val	le offset ue. ow has table				
TABLE	ADDWF PC RETLW k1 RETLW k2	; Beg	offset in table d of table				
Before Instru W =	ox07						
After Instruct W =	tion value of k8						

RLF	Rotate Left f through Carry
Syntax:	[label] RLF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	0011 01df ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
Before Instru	iction
REG1 C	= 1110 0110 = 0
After Instruct	tion
REG1 W	= 1110 0110 = 1100 1100
C	= 1
RRF	Rotate Right f through Carry
RRF Syntax:	Rotate Right f through Carry [ label ] RRF f,d
Syntax:	[ <i>label</i> ] RRF f,d 0 ≤ f ≤ 31
Syntax: Operands:	$\begin{bmatrix} label \end{bmatrix} RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$
Syntax: Operands: Operation:	$ \begin{bmatrix} label \end{bmatrix} RRF f,d \\ 0 \le f \le 31 \\ d \in [0,1] \\ See description below $
Syntax: Operands: Operation: Status Affected:	$ [label] RRF f,d  0 \le f \le 31  d \in [0,1]  See description below  C  0011 00df ffff  The contents of register 'f' are rotated  one bit to the right through the Carry  Flag. If 'd' is 0 the result is placed in the  W register. If 'd' is 1 the result is placed  back in register 'f'.$
Syntax: Operands: Operation: Status Affected: Encoding:	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' T
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011  00df  ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. $c \rightarrow register 'f' \rightarrow 1$ 1
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' T
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1,0
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru- REG1	[ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. C register 'f' 1 1 RRF REG1,0 interimed = 1110 0110 = 0
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1 C	[ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1,0 interimed = 1110 0110 = 0

### 11.0 ELECTRICAL CHARACTERISTICS - PIC12C508/PIC12C509

### Absolute Maximum Ratings†

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5 V
Voltage on MCLR with respect to Vss	0 to +14 V
Voltage on all other pins with respect to Vss	–0.6 V to (VDD + 0.6 V)
Total Power Dissipation <sup>(1)</sup>	700 mW
Max. Current out of Vss pin	200 mA
Max. Current into VDD pin	150 mA
Input Clamp Current, Iik (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, Iок (Vo < 0 or Vo > Voo)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	25 mA
Max. Output Current sourced by I/O port (GPIO)	100 mA
Max. Output Current sunk by I/O port (GPIO )	100 mA
<b>Note 1:</b> Power Dissipation is calculated as follows: PDIS = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD-VDD) + $\Sigma$ {VDD-VDD} + $\Sigma$ {(VDD-VDD) + $\Sigma$ {(VDD-VDD) + $\Sigma$ {(VDD-VDD) + $\Sigma$ {(VDD) + $\Sigma$ {(VD) + $\Sigma} {(VD) + {\Sigma} {(VD) + \Sigma} {(VD) + {\Sigma} {(VD) +$	VOH) x IOH} + $\Sigma$ (VOL x IOL)

<sup>†</sup>NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units			
GP0/GP1								
2.5	-40	38K	42K	63K	Ω			
	25	42K	48K	63K	Ω			
	85	42K	49K	63K	Ω			
	125	50K	55K	63K	Ω			
5.5	-40	15K	17K	20K	Ω			
	25	18K	20K	23K	Ω			
	85	19K	22K	25K	Ω			
	125 22		24K	28K	Ω			
		G	-3					
2.5	-40	285K	346K	417K	Ω			
	25	343K	414K	532K	Ω			
	85	368K	457K	532K	Ω			
	125	431K	504K	593K	Ω			
5.5	-40	247K	292K	360K	Ω			
	25	288K	341K	437K	Ω			
	85	306K	371K	448K	Ω			
	125	351K	407K	500K	Ω			

### TABLE 11-1: PULL-UP RESISTOR RANGES - PIC12C508/C509

\* These parameters are characterized but not tested.

### TABLE 11-4: TIMING REQUIREMENTS - PIC12C508/C509

AC Chara	cteristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$	dard Operating Conditions (unless otherwise specified)rating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)rating Voltage VDD range is described in Section 11.1			
Parameter No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid <sup>(3)</sup>	_	-	100*	ns
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	_	ns
19	TioV2osH	Port input valid to OSC1 <sup>↑</sup> (I/O in setup time)	TBD	—	_	ns
20	TioR	Port output rise time <sup>(2, 3)</sup>	_	10	25**	ns
21	TioF	Port output fall time <sup>(2, 3)</sup>	_	10	25**	ns


\* These parameters are characterized but not tested.


\*\* These parameters are design targets and are not tested. No characterization data available at this time.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: Measurements are taken in EXTRC mode.
- 3: See Figure 11-1 for loading conditions.

### FIGURE 11-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC12C508/C509











FIGURE 12-8: IOL vs. VOL, VDD = 5.5 V



### 13.1 DC CHARACTERISTICS:

### PIC12C508A/509A (Commercial, Industrial, Extended) PIC12CE518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

	DC Characteristics Power Supply Pins		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parm No.	Characteristic	Sym	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0		5.5	V	Fosc = DC to 4 MHz (Commercial/ Industrial, Extended)
D002	RAM Data Retention Voltage <sup>(2)</sup>	Vdr		1.5*		V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See section on Power-on Reset for details
D010	Supply Current <sup>(3)</sup>	IDD	—	0.8	1.4	mA	XT and EXTRC options (Note 4) Fosc = 4 MHz, VDD = 5.5V
D010C			—	0.8	1.4	mA	INTRC Option Fosc = 4 MHz, VDD = 5.5V
D010A			_	19	27	μA	LP OPTION, Commercial Temperature Fosc = 32 kHz, VDD = 3.0V, WDT disabled
			_	19	35	μA	LP OPTION, Industrial Temperature Fosc = 32 kHz, VDD = 3.0V, WDT disabled
			_	30	55	μA	LP OPTION, Extended Temperature FOSC = 32 kHz, VDD = 3.0V, WDT disabled
D020	Power-Down Current <sup>(5)</sup>	IPD	—	0.25	4	μA	VDD = 3.0V, Commercial WDT disabled
D021			-	0.25	5	μA	VDD = 3.0V, Industrial WDT disabled
D021B			-	2	12	μA	VDD = 3.0V, Extended WDT disabled
D022	Power-Down Current	$\Delta I$ WDT	—	2.2	5	μA	VDD = 3.0V, Commercial
			-	2.2	6	μA	VDD = 3.0V, Industrial
			-	4	11	μA	VDD = 3.0V, Extended
	Supply Current <sup>(3)</sup> During read/write to EEPROM peripheral	ΔIEE	-	0.1	0.2	mA	FOSC = 4 MHz, Vdd = 5.5V, SCL = 400kHz

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are:
  - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
  - Vss, T0CKI = VDD,  $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

# PIC12C5XX

### 13.3 DC CHARACTERISTICS:

### PIC12C508A/509A (Commercial, Industrial, Extended) PIC12C518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

			r <b>d Operati</b> ng tempera		0°C ≤	TA ≤ +	s otherwise specified) 70°C (commercial)			
DC CH	ARACTERISTICS	-40°C ≤ TA ≤ +85°C (industrial) -40°C ≤ TA ≤ +125°C (extended)								
		Operatii Section		VDD ra			d in DC spec Section 13.1 and			
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions			
No.										
	Input Low Voltage									
	I/O ports	VIL								
D030	with TTL buffer		Vss	-	0.8V	V	For $4.5V \le VDD \le 5.5V$			
			Vss	-	0.15Vdd	V	otherwise			
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V				
D032	MCLR, GP2/T0CKI (in EXTRC mode)		Vss	-	0.2Vdd	V				
D033	OSC1 (in EXTRC mode)		Vss	-	0.2VDD		Note 1			
D033	OSC1 (in XT and LP)		Vss	-	0.3VDD	V	Note 1			
	Input High Voltage	.,								
<b>B</b> a 4 a	I/O ports	Vih		-	.,					
D040	with TTL buffer		0.25Vdd + 0.8V	-	Vdd	V	$4.5V \le VDD \le 5.5V$			
D040A			2.0V	-	Vdd	V	otherwise			
D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd	V	For entire VDD range			
D042	MCLR, GP2/T0CKI		0.8Vdd	-	Vdd	V				
	OSC1 (XT and LP)		0.7Vdd	-	Vdd	V	Note 1			
D043	OSC1 (in EXTRC mode)		0.9Vdd	-	Vdd	V				
D070	GPIO weak pull-up current (Note 4)	IPUR	30	250	400	μA	VDD = 5V, VPIN = VSS			
	MCLR pull-up current	-	-	-	30	μΑ	VDD = 5V, VPIN = VSS			
	Input Leakage Current (Notes 2, 3)					_				
D060	I/O ports	lı∟	-	-	<u>+</u> 1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi- impedance			
D061	TOCKI		-	-	<u>+</u> 5	μΑ	$Vss \le Vpin \le Vdd$			
D063	OSC1		-	-	<u>+</u> 5	μA	Vss $\leq$ VPIN $\leq$ VDD, XT and LP osc configuration			
	Output Low Voltage									
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, −40°C to +85°C			
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, −40°C to +125°C			
	Output High Voltage									
D090	I/O ports (Note 3)	Voн	Vdd - 0.7	-	-	V	Юн = -3.0 mA, VDD = 4.5V, −40°C to +85°C			
D090A			Vdd - 0.7	-	-	V	$IOH = -2.5 \text{ mA}, \text{VDD} = 4.5 \text{V}, -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			
	Capacitive Loading Specs on									
	Output Pins					_				
D100	OSC2 pin	COSC2	-	-	15	pF	In XT and LP modes when exter- nal clock is used to drive OSC1.			
D101	All I/O pins	Сю	-	-	50	pF				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.

### 

INDEX
Α
ALU
Applications
Architectural Overview
Assembler
MPASM Assembler
В
Block Diagram
On-Chip Reset Circuit 41
Timer025
TMR0/WDT Prescaler28
Watchdog Timer43
Brown-Out Protection Circuit
С
CAL0 bit
CAL0 bit
CAL1 bit
CAL2 bit
CALS DIT
CALFS1 bit
CALSEW DIT
Clocking Scheme
Code Protection
Configuration Bits
Configuration Word
D
DC and AC Characteristics
Development Support
Development Tools
Device Varieties
Digit Carry9
E
-
EEPROM Peripheral Operation
Errata
F
Family of Devices5
Features1
FSR
Fuzzy Logic Dev. System (fuzzyTECH®-MP)61
I/O Interfacing
I/O Ports
I/O Programming Considerations
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator
ID Locations
INDF
Indirect Data Addressing
Instruction Cycle
Instruction Flow/Pipelining12
Instruction Set Summary
К
KeeLoq® Evaluation and Programming Tools
-
Loading of PC 19
Μ
Momony Organization 12

Memory Organization13
Data Memory14
Program Memory 13
MPLAB Integrated Development Environment Software 61

0
OPTION Register 17
OSC selection
OSCCAL Register
Oscillator Configurations
Oscillator Types HS
HS
RC
XT
P
-
Package Marking Information
Packaging Information
PICDEM-2 Low-Cost PIC16CXX Demo Board
PICDEM-3 Low-Cost PIC16CXXX Demo Board
PICSTART® Plus Entry Level Development System
POR
Device Reset Timer (DRT) 35, 42
PD
Power-On Reset (POR)
TO
PORTA
Power-Down Mode 45
Prescaler
PRO MATE® II Universal Programmer 59
Program Counter 19
Q
Q cycles
R
RC Oscillator
Read Modify Write
Register File Map
Registers
Special Function
Reset
Reset on Brown-Out 44
S
SEEVAL® Evaluation and Programming System
SLEEP
Software Simulator (MPLAB-SIM)
Special Features of the CPU
Special Function Registers
Stack
STATUS
STATUS Register 16
т
Timer0
Switching Prescaler Assignment
Timer0
Timer0 (TMR0) Module
TMR0 with External Clock 27
Timing Diagrams and Specifications 70, 86
Timing Parameter Symbology and Load Conditions 69, 85
TRIS Registers
W
Wake-up from SLEEP 45
Watchdog Timer (WDT)
Period 43
Programming Considerations 43
WWW, On-Line Support 3
Z
Zero bit9