

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

2 0 0 0 0 0	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.5KB (1K × 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	41 × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIJ
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c509a-04e-sm


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Pin Diagram - PIC12C508/509



Pin Diagram - PIC12C508A/509A, PIC12CE518/519



Pin Diagram - PIC12CR509A



Device Differences

Device	Voltage Range	Oscillator	Oscillator Calibration ² (Bits)	Process Technology (Microns)
PIC12C508A	3.0-5.5	See Note 1	6	0.7
PIC12LC508A	2.5-5.5	See Note 1	6	0.7
PIC12C508	2.5-5.5	See Note 1	4	0.9
PIC12C509A	3.0-5.5	See Note 1	6	0.7
PIC12LC509A	2.5-5.5	See Note 1	6	0.7
PIC12C509	2.5-5.5	See Note 1	4	0.9
PIC12CR509A	2.5-5.5	See Note 1	6	0.7
PIC12CE518	3.0-5.5	-	6	0.7
PIC12LCE518	2.5-5.5	-	6	0.7
PIC12CE519	3.0-5.5	-	6	0.7
PIC12LCE519	2.5-5.5	-	6	0.7

Note 1: If you change from the PIC12C50X to the PIC12C50XA or to the PIC12CR50XA, please verify oscillator characteristics in your application.

Note 2: See Section 7.2.5 for OSCCAL implementation differences.

TABLE OF CONTENTS

1.0	General Description	4
2.0	PIC12C5XX Device Varieties	
3.0	Architectural Overview	
4.0	Memory Organization	13
5.0	I/O Port	
6.0	Timer0 Module and TMR0 Register	25
7.0	EEPROM Peripheral Operation	29
8.0	Special Features of the CPU	35
9.0	Instruction Set Summary	47
10.0	Development Support	
11.0	Electrical Characteristics - PIC12C508/PIC12C509	65
12.0	DC and AC Characteristics - PIC12C508/PIC12C509	75
13.0	Electrical Characteristics PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CR509A/	
	PIC12CE518/PIC12CE519/	
	PIC12LCE518/PIC12LCE519/PIC12LCR509A	79
14.0	DC and AC Characteristics	
	PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/	
	PIC12LCE518/PIC12LCE519/ PIC12LCR509A	93
15.0	Packaging Information	99
Index	۲	105
	2C5XX Product Identification System	
Sales	and Support:	109

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277


When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.






TABLE 5-1: S	UMMARY OF PORT	REGISTERS
--------------	----------------	------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRIS	—	-							11 1111	11 1111
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03H	STATUS	GPWUF	-	PAO	TO	PD	Z	DC	С	0001 1xxx	q00q quuu ⁽¹⁾
06h	GPIO (PIC12C508/ PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12CR509A)		_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	GPIO (PIC12CE518/ PIC12CE519)	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	11uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, g = see tables in Section 8.7 for possible values.

Note 1: If reset was due to wake-up on change, then bit 7 = 1. All other resets will cause bit 7 = 0.

5.4 I/O Programming Considerations

5.4.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit5 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., ${\tt BCF}$, ${\tt BSF}$, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wiredand"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;	Initia	L GPIO	Sett	ings			
;	GPIO<5	5:3> In	puts	3			
;	GPIO<2	2:0> Ou	itput	s			
;							
;				GPIC) latch	GPI) pins
;							
	BCF	GPIO,	5	;01	-ppp	11	pppp
	BCF	GPIO,	4	;10	-ppp	11	pppp
	MOVLW	007h		;			
	TRIS	GPIO		;10	-ppp	11	pppp

;Note that the user may have expected the pin ;values to be --00 pppp. The 2nd BCF caused ;GP5 to be latched as the pin value (High).

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-2: SUCCESSIVE I/O OPERATION

PC	Y PC + 1	X PC + 2	X PC + 3	This example shows a write to GPIO follower	
MOVWF GPIO	MOVF GPIO,W	NOP	NOP	by a read from GPIO. Data setup time = (0.25 Tcy – TpD)	
	1 1 1	X	1	where: TCY = instruction cycle. TPD = propagation delay	
	Port pin written here	Port pin sampled here	, , , ,	Therefore, at higher clock frequencies, a write followed by a read may be problematic	
	MOVWF GPIO (Write to GPIO)	MOVF GPIO,W (Read GPIO)	NOP		
		MOVWF GPIO MOVF GPIO,W Port pin written here MOVWF GPIO (Write to	MOVWF GPIO MOVF GPIO,W NOP Port pin written here MOVWF GPIO MOVF GPIO,W (Write to (Read	MOVWF GPIO MOVF GPIO,W NOP NOP Port pin written here MOVWF GPIO MOVF GPIO,W NOP (Write to (Read	

8.2 Oscillator Configurations

8.2.1 OSCILLATOR TYPES

The PIC12C5XX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 8-2). The PIC12C5XX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT or LP modes, the device can have an external clock source drive the GP5/ OSC1/CLKIN pin (Figure 8-3).

FIGURE 8-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC CONFIGURATION)




FIGURE 8-3: EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)




TABLE 8-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C5XX

Osc	Resonator	Cap. Range	Cap. Range	
Type	Freq	C1	C2	
XT	4.0 MHz	30 pF	30 pF	

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC12C5XX

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz ⁽¹⁾	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 8-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 8-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



8.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 8-6 shows how the R/C combination is connected to the PIC12C5XX. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

FIGURE 8-6: EXTERNAL RC OSCILLATOR MODE




TABLE 8-3: RESET CONDITIONS FOR REGISTERS

Register	Address	Power-on Reset	MCLR Reset WDT time-out Wake-up on Pin Change
W (PIC12C508/509)	_	qqqq xxxx (1)	qqqq uuuu (1)
W (PIC12C508A/509A/ PIC12CE518/519/ PIC12CE509A)	_	qqqq qqxx (1)	qqqq qquu (1)
INDF	00h	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PC	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	q00q quuu (2,3)
FSR (PIC12C508/ PIC12C508A/ PIC12CE518)	04h	111x xxxx	111u uuuu
FSR (PIC12C509/ PIC12C509A/ PIC12CE519/ PIC12CR509A)	04h	110x xxxx	11uu uuuu
OSCCAL (PIC12C508/509)	05h	0111	uuuu
OSCCAL (PIC12C508A/509A/ PIC12CE518/512/ PIC12CR509A)	05h	1000 00	uuuu uu
GPIO (PIC12C508/PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12CR509A)	06h	xx xxxx	uu uuuu
GPIO (PIC12CE518/	06h	11	11
PIC12CE519) OPTION		11xx xxxx	11uu uuuu
TRIS	—	1111 1111	1111 1111
IKIS		11 1111	11 1111

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

Note 2: See Table 8-7 for reset value for specific conditions

Note 3: If reset was due to wake-up on pin change, then bit 7 = 1. All other resets will cause bit 7 = 0.

TABLE 8-4: RESET CONDITION FOR SPECIAL REGISTERS

	STATUS Addr: 03h	PCL Addr: 02h
Power on reset	0001 1xxx	1111 1111
MCLR reset during normal operation	000u uuuu	1111 1111
MCLR reset during SLEEP	0001 0uuu	1111 1111
WDT reset during SLEEP	0000 Ouuu	1111 1111
WDT reset normal operation	0000 uuuu	1111 1111
Wake-up from SLEEP on pin change	1001 Ouuu	1111 1111

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

8.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

8.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.




FIGURE 8-12: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 8-6: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: Shaded boxes = Not used by Watchdog Timer, - = unimplemented, read as '0', u = unchanged

PIC12C5XX

CALL	Subroutine Call							
Syntax:	[<i>label</i>] CALL k							
Operands:	$0 \le k \le 255$							
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow \text{Top of Stack;} \\ k \rightarrow PC < 7:0>; \\ (STATUS < 6:5>) \rightarrow PC < 10:9>; \\ 0 \rightarrow PC < 8> \end{array}$							
Status Affected:	None							
Encoding:	1001 kkkk kkkk							
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA-TUS<6:5>, PC<8> is cleared. CALL is a two cycle instruction.							
Words:	1							
Cycles:	2							
Example:	HERE CALL THERE							
Before Instru PC =								

CLRF

Syntax:	[label] CLRF f								
Operands:	$0 \le f \le 31$								
Operation:	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$								
Status Affected: Z									
Encoding:	0000 011f ffff								
Description:	The conte and the Z	nts of regis bit is set.	ster 'f' are	cleared					
Words:	1								
Cycles:	1								
Example:	CLRF	FLAG_REC	3						
Before Instru FLAG_RE		0x5A							
After Instruct FLAG_RE Z		0x00 1							

Clear f

CLRW	Clear W							
Syntax:	[label] CLRW							
Operands:	None							
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}); \\ 1 \rightarrow \text{Z} \end{array}$							
Status Affected:	Z							
Encoding:	0000 0100 0000							
Description:	The W register is cleared. Zero bit (Z) is set.							
Words:	1							
Cycles:	1							
Example:	CLRW							
Before Instru W =	uction 0x5A							
After Instruct W = Z =	tion 0x00 1							
CLRWDT	Clear Watchdog Timer							
CLRWDT Syntax:	Clear Watchdog Timer [label] CLRWDT							
-								
Syntax:	[label] CLRWDT							
Syntax: Operands:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT;$ $0 \rightarrow WDT$ prescaler (if assigned); $1 \rightarrow \overline{TO};$							
Syntax: Operands: Operation:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT;$ $0 \rightarrow WDT$ prescaler (if assigned); $1 \rightarrow \overline{TO};$ $1 \rightarrow \overline{PD}$							
Syntax: Operands: Operation: Status Affected:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT;$ $0 \rightarrow WDT$ prescaler (if assigned); $1 \rightarrow \overline{TO};$ $1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$							
Syntax: Operands: Operation: Status Affected: Encoding:	$ \begin{array}{l lllllllllllllllllllllllllllllllllll$							
Syntax: Operands: Operation: Status Affected: Encoding: Description:	$ \begin{array}{l lllllllllllllllllllllllllllllllllll$							
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$ \begin{array}{l lllllllllllllllllllllllllllllllllll$							
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] CLRWDT None $O0h \rightarrow WDT;$ $0 \rightarrow WDT prescaler (if assigned);$ $1 \rightarrow \overline{TO};$ $1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ 0000 0000 0100 The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits \overline{TO} and \overline{PD} are set. 1 1 CLRWDT Intercomplete the state of the							

PIC12C5XX

NOTES:

PIC12C5XX

NOTES:

11.1 DC CHARACTERISTICS:

PIC12C508/509 (Commercial, Industrial, Extended)

	DC Characteristics Power Supply Pins		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \end{array}$						
Parm No.	Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
D001	Supply Voltage	Vdd	2.5		5.5	V V	Fosc = DC to 4 MHz (Commercial/ Industrial)		
			3.0		5.5		FOSC = DC to 4 MHz (Extended)		
D002	RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode		
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details		
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05 *			V/ms	See section on Power-on Reset for details		
D010	Supply Current ⁽³⁾	Idd	_	.78	2.4	mA	XT and EXTRC options ⁽⁴⁾ Fosc = 4 MHz, VDD = $5.5V$		
D010C			—	1.1	2.4	mA	INTRC Option Fosc = 4 MHz, VDD = 5.5V		
D010A			—	10	27	μA	LP OPTION, Commercial Temperature Fosc = 32 kHz , VDD = 3.0V , WDT disabled		
			—	14	35	μA	LP OPTION, Industrial Temperature Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
			-	14	35	μA	LP OPTION, Extended Temperature Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
	Power-Down Current ⁽⁵⁾								
D020		IPD		0.25	4	μA	VDD = 3.0V, Commercial WDT disabled		
D021				0.25	5	μΑ	VDD = 3.0V, Industrial WDT disabled		
D021B			—	2	18	μA	VDD = 3.0V, Extended WDT disabled		
D022		ΔIWDT	_	3.75	8	μA	VDD = 3.0V, Commercial		
				3.75	9	μA	VDD = 3.0V, Industrial		
			—	3.75	14	μΑ	VDD = 3.0V, Extended		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to V_{ss} , T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

11.2 DC CHARACTERISTICS:

PIC12C508/509 (Commercial, Industrial, Extended)

			Standard Operating Conditions (unless otherwise specified)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)						
DC CHA	ARACTERISTICS	-40°C ≤ TA ≤ +85°C (industrial) -40°C ≤ TA ≤ +125°C (extended)							
		Operati	na voltage	Vod ra			d in DC spec Section 11.1 and		
		Section			ange de d				
Param	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
No.									
	Input Low Voltage								
	I/O ports	VIL		-					
D030	with TTL buffer		Vss	-	0.8V		4.5 < VDD ≤ 5.5V		
				-	0.15VDD	V	otherwise		
D031	with Schmitt Trigger buffer		Vss	-	0.15VDD	V			
D032	MCLR, GP2/T0CKI (in EXTRC mode)		Vss	-	0.15VDD	V			
D033	OSC1 (EXTRC) ⁽¹⁾		Vss	-	0.15Vdd				
D033	OSC1 (in XT and LP)		Vss	-	0.3Vdd	V	Note1		
	Input High Voltage								
	I/O ports	Vih		-					
D040	with TTL buffer	Vss	2.0V	-	Vdd	V	$4.5 \le VDD \le 5.5V$		
D040A			0.25VDD+ 0.8V	-	Vdd	V	otherwise		
D041	with Schmitt Trigger buffer		0.85Vdd	-	Vdd	V	For entire VDD range		
D042	MCLR/GP2/T0CKI		0.85Vdd	-	Vdd	V	_		
D042A	OSC1 (XT and LP)		0.7Vdd	-	Vdd	V	Note1		
D043	OSC1 (in EXTRC mode)		0.85Vdd	-	Vdd	V			
D070	GPIO weak pull-up current	IPUR	50	250	400	μΑ	VDD = 5V, VPIN = VSS		
	Input Leakage Current ^(2, 3)						For VDD ≤5.5V		
D060	I/O ports	١L	-1	0.5	<u>+</u> 1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance		
D061	MCLR, GP2/T0CKI		20	130	250	μA	VPIN = VSS + 0.25V ⁽²⁾		
				0.5	+5	μA	VPIN = VDD		
D063	OSC1		-3	0.5	+3	μA	Vss \leq VPIN \leq VDD, XT and LP options		
	Output Low Voltage								
D080	I/O ports/CLKOUT	Vol	-	-	0.6	V	IOL = 8.7 mA, VDD = 4.5V		
	Output High Voltage						•		
D090	I/O ports/CLKOUT ⁽³⁾	Voh	Vdd - 0.7	-	-	V	IOH = -5.4 mA, VDD = 4.5V		
	Capacitive Loading Specs on								
	Output Pins								
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT and LP modes when external clock is used to drive OSC1.		
D101	All I/O pins	Cio	-	-	50	pF			
-	Data in "Typ" column is at 5V 25°C ur								

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

11.3 Timing Parameter Symbology and Load Conditions - PIC12C508/C509

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

2. 1990			
т			
F	Frequency	т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	TOCKI
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:	·	
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 11-1: LOAD CONDITIONS - PIC12C508/C509




TABLE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508/C509

AC Charac	teristics	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 11.1} \end{array}$						
Parameter No. Sym		Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
30	TmcL	MCLR Pulse Width (low)	2000*	_	—	ns	VDD = 5 V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5 V (Commercial)	
32	TDRT	Device Reset Timer Period ⁽²⁾	9*	18*	30*	ms	VDD = 5 V (Commercial)	
34	Tioz	I/O Hi-impedance from MCLR Low	—	—	2000*	ns		


* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 11-6.

TABLE 11-6: DRT (DEVICE RESET TIMER PERIOD - PIC12C508/C509)

Oscillator Configuration	POR Reset	Subsequent Resets		
IntRC & ExtRC	18 ms (typical)	300 µs (typical)		
XT & LP	18 ms (typical)	18 ms (typical)		









FIGURE 12-8: IOL vs. VOL, VDD = 5.5 V



13.4 DC CHARACTERISTICS:

PIC12LC508A/509A (Commercial, Industrial) PIC12LC518/519 (Commercial, Industrial) PIC12LCR509A (Commercial, Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)							
		Operating voltage VDD range as described in DC spec Section 13.1 and Section 13.2.								
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions			
	Input Low Voltage									
	I/O ports	VIL								
D030	with TTL buffer		Vss	-	0.8V	V	For $4.5V \le VDD \le 5.5V$			
			Vss	-	0.15Vdd	V	otherwise			
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V				
D032	MCLR, GP2/T0CKI (in EXTRC mode)		Vss	-	0.2Vdd	V				
D033	OSC1 (in EXTRC mode)		Vss	-	0.2Vdd	V	Note 1			
D033	OSC1 (in XT and LP)		Vss	-	0.3Vdd	V	Note 1			
	Input High Voltage	1								
	I/O ports	VIH		-						
D040	with TTL buffer		0.25Vdd +	-	Vdd	V	$4.5V \le VDD \le 5.5V$			
			0.8V							
D040A			2.0V	-	Vdd	V	otherwise			
D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd	V	For entire VDD range			
D042	MCLR, GP2/T0CKI		0.8Vdd	-	Vdd	V				
D042A	OSC1 (XT and LP)		0.7Vdd	-	Vdd	V	Note 1			
D043	OSC1 (in EXTRC mode)		0.9Vdd	-	Vdd	V				
D070	GPIO weak pull-up current (Note 4)	IPUR	30	250	400	μA	VDD = 5V, VPIN = VSS			
	MCLR pull-up current	-	-	-	30	μA	VDD = 5V, VPIN = VSS			
	Input Leakage Current (Notes 2, 3)					-				
D060	I/O ports	ΙιL	-	-	<u>+</u> 1	μΑ	Vss \leq VPIN \leq VDD, Pin at hi-imped ance			
D061	тоскі		-	-	<u>+</u> 5	μA	$Vss \leq VPIN \leq VDD$			
D063	OSC1		-	-	<u>+</u> 5	μA	Vss \leq VPIN \leq VDD, XT and LP osc configuration			
	Output Low Voltage									
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, −40°C to +85°C			
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, −40°C to +125°C			
	Output High Voltage									
D090	I/O ports (Note 3)	Vон	Vdd - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, −40°C to +85°C			
D090A			Vdd - 0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C			
	Capacitive Loading Specs on Output Pins									
D100	OSC2 pin	COSC 2	-	-	15	pF	In XT and LP modes when exter- nal clock is used to drive OSC1.			
D101	All I/O pins	Сю	-	-	50	pF				
†	Data in "Typ" column is at 5V, 25°C unles	e othory	vise stated	Those	naramete	re aro fo	r design guidance only and are not			

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.

TABLE 13-1: PULL-UP RESISTOR RANGES* - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units					
	GP0/GP1									
2.5	-40	38K	42K	63K	Ω					
	25	42K	48K	63K	Ω					
	85	42K	49K	63K	Ω					
	125	50K	55K	63K	Ω					
5.5	-40	15K	17K	20K	Ω					
	25	18K	20K	23K	Ω					
	85	19K	22K	25K	Ω					
	125	22K	24K	28K	Ω					
		G	P3							
2.5	-40	285K	346K	417K	Ω					
	25	343K	414K	532K	Ω					
	85	368K	457K	532K	Ω					
	125	431K	504K	593K	Ω					
5.5	-40	247K	292K	360K	Ω					
	25	288K	341K	437K	Ω					
	85	306K	371K	448K	Ω					
	125	351K	407K	500K	Ω					

* These parameters are characterized but not tested.

TABLE 13-6: DRT (DEVICE RESET TIMER PERIOD) - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

Oscillator Configuration	POR Reset	Subsequent Resets		
IntRC & ExtRC	18 ms (typical) ⁽¹⁾	300 µs (typical) ⁽¹⁾		
XT & LP	18 ms (typical) ⁽¹⁾	18 ms (typical) ⁽¹⁾		

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519




TABLE 13-7: TIMER0 CLOCK REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

Operating Temperat				g Conditions (unless otherwise specified) ture $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) /DD range is described in Section 13.1.				
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse V	Vidth - No Prescaler	0.5 TCY + 20*	-	—	ns	
			- With Prescaler	10*	-	—	ns	
41	Tt0L	T0CKI Low Pulse W	/idth - No Prescaler	0.5 TCY + 20*	-	—	ns	
			- With Prescaler	10*	-	—	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.