



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	41 × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c509a-04i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE OF CONTENTS

1.0	General Description	4
2.0	PIC12C5XX Device Varieties	7
3.0	Architectural Overview	9
4.0	Memory Organization	13
5.0	I/O Port	21
6.0	Timer0 Module and TMR0 Register	25
7.0	EEPROM Peripheral Operation	29
8.0	Special Features of the CPU	35
9.0	Instruction Set Summary	47
10.0	Development Support	59
11.0	Electrical Characteristics - PIC12C508/PIC12C509	65
12.0	DC and AC Characteristics - PIC12C508/PIC12C509	75
13.0	Electrical Characteristics PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CR509A/	
	PIC12CE518/PIC12CE519/	
	PIC12LCE518/PIC12LCE519/PIC12LCR509A	79
14.0	DC and AC Characteristics	
	PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/	
	PIC12LCE518/PIC12LCE519/ PIC12LCR509A	93
15.0	Packaging Information	99
Index	۲	105
PIC1	2C5XX Product Identification System	109
Sales	and Support:	109

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers are all set. See Section 7.0 for SCL and SDA description for PIC12CE5XX.

5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP5:GP0). Bits 7 and 6 are unimplemented and read as '0's. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions the pins will read as '0' during port read. Pins GP0, GP1, and GP3 can be configured with weak pull-ups and also with wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If pin 4 is configured as MCLR, weak pullup is always on and wake-up on change for this pin is not enabled.

5.2 TRIS Register

The output driver control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3 which is input only and GP2 which may be controlled by the option register, see Figure 4-5.

Note:	A read of the ports reads the pins, not the			
	output data latches. That is, if an output			
	driver on a pin is enabled and driven high,			
	but the external system is holding it low, a			
	read of the port will indicate that the pin is			
	low.			

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.



FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN

NOTES:

6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4ToSC (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.

6.1.3 OPTION REGISTER EFFECT ON GP2 TRIS

If the option register is set to read TIMER0 from the pin, the port is forced to an input regardless of the TRIS register setting.



FIGURE 6-4: TIMER0 TIMING WITH EXTERNAL CLOCK





Figure 7-2: Block diagram of GPIO7 (SCL line)



TABLE 9-2:	INSTRUCTION SET	SUMMARY
------------	-----------------	---------

Mnemo	nic			12-	Bit Opc	ode	Status	
Operar	nds	Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	-	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	-	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	BIT-ORIENTED FILE REGISTER OPERATIONS							
BCF	f. b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f.b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f.b	Bit Test f. Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A		NTROL OPERATIONS					1	
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	_	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. (Section 4.6)

2: When an I/O register is modified as a function of itself (e.g. MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6 causes the contents of the W register to be written to the tristate latches of GPIO. A '1' forces the pin to a hi-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

BSF	Bit Set f	BTFSS	Bit Test f, Skip if Set			
Syntax:	[<i>label</i>] BSF f,b	Syntax:	[label] BTFSS f,b			
Operands:	$0 \le f \le 31$ $0 \le b \le 7$	Operands:	0 ≤ f ≤ 31 0 ≤ b < 7			
Operation:	$1 \rightarrow (f < b >)$	Operation:	skip if (f) = 1			
Status Affected:	None	Status Affected:	None			
Encoding:	0101 bbbf fff	Encoding:	0111 bbbf ffff			
Description:	Bit 'b' in register 'f' is set.	Description:	If bit 'b' in register 'f' is '1' then the next			
Words:	1		instruction is skipped.			
Cycles:	1		If bit 'b' is '1', then the next instruction fetched during the current instruction			
Example:	BSF FLAG_REG, 7		execution, is discarded and an NOP is			
Before Instru	uction		executed instead, making this a 2 cycle instruction.			
FLAG_REG = 0x0A After Instruction		Words:	1			
		Cycles:	1(2)			
FLAG_R	EG = 0x8A	Example:	HERE BTFSS FLAG,1			
			FALSE GOTO PROCESS_CODE			
BTFSC	Bit Test f, Skip if Clear		TRUE •			
Syntax:	[label] BTFSC f,b		•			
Operands:	$0 \le f \le 31$	Before Instru	uction			
	$0 \le b \le 7$	PC	= address (HERE)			
Operation:	skip if $(f < b >) = 0$	After Instruc	tion			
Status Affected: None		If FLAG< PC	<1> = 0, = address (FALSE):			
Encoding:	0110 bbbf ffff	if FLAG<	<1> = 1,			
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped.	PC	= address (TRUE)			
	If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and an NOP is					

executed instead, making this a 2 cycle

BTFSC FLAG,1

address (HERE)

address (TRUE);

address(FALSE)

PROCESS_CODE

GOTO

٠ •

0, =

1, =

instruction.

1

1(2)

HERE

TRUE

Before Instruction PC

After Instruction if FLAG<1>

if FLAG<1>

PC

PC

FALSE

=

=

=

Words:

Cycles:

Example:

COMF	Complement f				
Syntax:	[label] COMF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$				
Operation:	$(\overline{f}) \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0010 01df ffff				
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	COMF REG1,0				
Before Instruction REG1 = 0x13					
After Instruct REG1 W	ion = 0x13 = 0xEC				

DECF	Decrement f					
Syntax:	[label] DECF f,d					
Operands:	$0 \le f \le 31$ $d \in [0,1]$					
Operation:	$(f)-1 \rightarrow (dest)$					
Status Affected:	Z					
Encoding:	0000 11df ffff					
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	decf cnt, 1					
Before Instru CNT Z After Instruct CNT Z	$ \begin{array}{rcl} \text{ction} \\ = & 0x01 \\ = & 0 \\ \text{ion} \\ = & 0x00 \\ = & 1 \end{array} $					

DECFSZ	Decrement f, Skip if 0					
Syntax:	[label] DECFSZ f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$					
Operation:	(f) $- 1 \rightarrow d$; skip if result = 0					
Status Affected:	None					
Encoding:	0010 11df ffff					
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead mak- ing it a two cvcle instruction.					
Words:	1					
Cycles:	1(2)					
Example:	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •					
Before Instru	ction					
PC	= address (HERE)					
After Instruct CNT if CNT PC if CNT PC	<pre>uction = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)</pre>					
GOTO	Unconditional Branch					
Syntax:	[label] GOTO k					

Syntax:	[label]	GOTO	k		
Operands:	$0 \le k \le 511$				
Operation:	$k \rightarrow PC < 8:0>;$ STATUS<6:5> $\rightarrow PC < 10:9>$				
Status Affected:	None				
Encoding:	101k	kkkk	kkkk		
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.				
Words:	1				
Cycles:	2				
Example:	GOTO THERE				
After Instruct PC =	ion address	(THERE)			

NOTES:

10.0 DEVELOPMENT SUPPORT

10.1 <u>Development Tools</u>

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB[™]-ICE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)
- KEELOQ[®] Evaluation Kits and Programmer

10.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro[®] microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed range of the PICmicro[®] MCU.

10.3 ICEPIC: Low-Cost PICmicro[®] In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium[™] based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

10.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

10.6 <u>SIMICE Entry-Level Hardware</u> <u>Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB[™]-SIM. Both SIM-ICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro® 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entrylevel system development.

10.7 <u>PICDEM-1 Low-Cost PICmicro®</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

10.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

10.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

HCS200 HCS300 HCS301 > > > > 24CXX 25CXX 93CXX > \mathbf{i} \mathbf{i} PIC17C7XX > \mathbf{i} \mathbf{i} > \mathbf{i} PIC17C4X \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} > PIC16C9XX \mathbf{i} > > > > > > PIC16C8X > > > > > > > PIC16C7XX \mathbf{i} > > > > \mathbf{i} > PIC16C6X \mathbf{i} \mathbf{i} > \mathbf{i} > \mathbf{i} > PIC16CXXX \mathbf{i} > > > > > > PIC16C5X > \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} > \mathbf{i} PIC14000 \mathbf{i} > > \mathbf{i} \mathbf{i} > PIC12C5XX \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} ICEPICTM Low-Cost In-Circuit Emulator Universal Dev. Kit Total Endurance™ fuzzyTECH[®]-MP Explorer/Edition **PICSTART[®]Plus** Software Model KEELoo Transponder Kit Integrated Development PRO MATE[®] II Evaluation Kit MPLABTM-ICE MPLABTM C17^{*} Fuzzy Logic Dev. Tool **Designers Kit** Environment PICDEM-14A Programmer Programmer KEELOQ® Universal SEEVAL® PICDEM-1 PICDEM-2 PICDEM-3 Compiler Low-Cost MPLABTM KEEL00[®] SIMICE Programmers Emulator Products Software Tools Demo Boards

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

TABLE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508/C509

AC Charac	$ \begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Sym	Characteristic Min Typ ⁽¹⁾ Max Units				Conditions	
30	TmcL	MCLR Pulse Width (low)	2000*	—	—	ns	VDD = 5 V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5 V (Commercial)
32	TDRT	Device Reset Timer Period ⁽²⁾	9*	18*	30*	ms	VDD = 5 V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	2000*	ns	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 11-6.

TABLE 11-6: DRT (DEVICE RESET TIMER PERIOD - PIC12C508/C509)

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical)	300 µs (typical)
XT & LP	18 ms (typical)	18 ms (typical)

13.3 DC CHARACTERISTICS:

PIC12C508A/509A (Commercial, Industrial, Extended) PIC12C518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

		Standard Operating Conditions (unless otherwise specified)								
		Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)								
DC CH	ARACTERISTICS	$-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)								
		$-40^{\circ}\text{U} \le 1\text{A} \le +125^{\circ}\text{U}$ (extended)								
	Section 13.2									
Param	Characteristic	Svm	Min	Typt	Max	Units	Conditions			
No.		•,		.,,,,,		•				
	Input Low Voltage									
	I/O ports	VIL								
D030	with TTL buffer		Vss	-	0.8V	V	For $4.5V \le VDD \le 5.5V$			
			Vss	-	0.15Vdd	V	otherwise			
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V				
D032	MCLR, GP2/T0CKI (in EXTRC mode)		Vss	-	0.2VDD	V				
D033	OSC1 (in EXTRC mode)		Vss	-	0.2VDD		Note 1			
D033	OSC1 (in XT and LP)		Vss	-	0.3Vdd	V	Note 1			
	Input High Voltage									
	I/O ports	Vih		-						
D040	with TTL buffer		0.25VDD +	-	Vdd	V	$4.5V \le VDD \le 5.5V$			
D 0404			0.8V		\ /					
D040A	with Oshavitt Trianan haffan		2.00	-	VDD	V				
D041				-	VDD	V	For entire VDD range			
D042	MCLR, GP2/TOCKI			-	VDD	v	Note 1			
D042A	OSCI (AT and LP)			-	VDD	V	NOLE I			
D043	CRIQ week pull up ourrent (Note 4)	Inun	0.9000	-	400	V 				
0070	MCL P pull up current	IPUR	30	250	400	μΑ	VDD = 5V, VPIN = VSS			
	Input Leakage Current (Notes 2, 3)	-	-	-	- 30	μА	VDD = 3V, VPIN = V3S			
D060	I/O ports	Iu	_	-	⊥1	ıιΔ	Vss < Vpu < Vno. Pin at hi-			
2000					<u> </u>	μπ	impedance			
D061	тоскі		-	-	+5	μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$			
D063	OSC1		-	-	+5	μA	Vss \leq VPIN \leq VDD. XT and LP osc			
							configuration			
	Output Low Voltage									
D080	I/O ports	VOL	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,			
							–40°C to +85°C			
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V,			
							–40°C to +125°C			
	Output High Voltage									
D090	I/O ports (Note 3)	Voн	Vdd - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5 V,			
DOOOA							-40° C to $+85^{\circ}$ C			
DU90A			VDD - 0.7	-	-	v	-40° C to $+125^{\circ}$ C			
	Capacitive Loading Specs on									
	Output Pins									
D100	OSC2 pin	COSC2	-	-	15	pF	In XT and LP modes when exter-			
							nal clock is used to drive OSC1.			
D101	All I/O pins	Cio	-	-	50	pF				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.

13.6 Timing Diagrams and Specifications

FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519



TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)}, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)}, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1} \end{array}$						
Parameter No.	ter Sym Characteristic		Min	Тур ⁽¹⁾	Мах	Units	Conditions	
	Fosc	External CLKIN Frequency ⁽²⁾						
			DC	—	4	MHz	XT osc mode	
			DC	—	200	kHz	LP osc mode	
Oscillator Frequency ⁽²⁾		DC	—	4	MHz	EXTRC osc mode		
			0.1	—	4	MHz	XT osc mode	
			DC	—	200	kHz	LP osc mode	
1	Tosc	External CLKIN Period ⁽²⁾						
			250	—	_	ns	XT osc mode	
			5	—		ms	LP osc mode	
		Oscillator Period ⁽²⁾	250	—	—	ns	EXTRC osc mode	
			250	—	10,000	ns	XT osc mode	
			5	—	Ι	ms	LP osc mode	
2	Тсу	Instruction Cycle Time ⁽³⁾	—	4/Fosc	—	—		
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	—		ns	XT oscillator	
			2*	—	—	ms	LP oscillator	
4	TosR, TosF Clock in (OSC1) Rise or Fall Time		—	—	25*	ns	XT oscillator	
			—	—	50*	ns	LP oscillator	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

14.0 DC AND AC CHARACTERISTICS - PIC12C508A/PIC12C509A/ PIC12LC508A/PIC12LC509A, PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/ PIC12LCR509A

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.





Е w D 2 n 1 U t А A1 ı. A2 с B1р eВ В

Package Type:	K04-084 8-Lead Ceramic Side Brazed Dual In-line with Window (JW) – 300	mil
---------------	--	-----

Units		INCHES*			MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
PCB Row Spacing			0.300			7.62		
Number of Pins	n		8			8		
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59	
Lower Lead Width	В	0.016	0.018	0.020	0.41	0.46	0.51	
Upper Lead Width	B1	0.050	0.055	0.060	1.27	1.40	1.52	
Lead Thickness	с	0.008	0.010	0.012	0.20	0.25	0.30	
Top to Seating Plane	A	0.145	0.165	0.185	3.68	4.19	4.70	
Top of Body to Seating Plane	A1	0.103	0.123	0.143	2.62	3.12	3.63	
Base to Seating Plane	A2	0.025	0.035	0.045	0.64	0.89	1.14	
Tip to Seating Plane	L	0.130	0.140	0.150	3.30	3.56	3.81	
Package Length	D	0.510	0.520	0.530	12.95	13.21	13.46	
Package Width	E	0.280	0.290	0.300	7.11	7.37	7.62	
Overall Row Spacing	eB	0.310	0.338	0.365	7.87	8.57	9.27	
Window Diameter	W	0.161	0.166	0.171	4.09	4.22	4.34	
Lid Length	Т	0.440	0.450	0.460	11.18	11.43	11.68	
Lid Width	U	0.260	0.270	0.280	6.60	6.86	7.11	

* Controlling Parameter.

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02