

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.5КВ (1К х 12)
Program Memory Type	ОТР
EEPROM Size	•
RAM Size	41 × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c509at-04i-sn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.

For the PIC12C508, PIC12C508A and PIC12CE518, the register file is composed of 7 special function registers and 25 general purpose registers (Figure 4-2).

For the PIC12C509, PIC12C509A, PIC12CR509A, and PIC12CE519 the register file is composed of 7 special function registers, 25 general purpose registers, and 16 general purpose registers that may be addressed using a banking scheme (Figure 4-3).

### 4.2.1 GENERAL PURPOSE REGISTER FILE

The general purpose register file is accessed either directly or indirectly through the file select register FSR (Section 4.8).

#### FIGURE 4-2: PIC12C508, PIC12C508A AND PIC12CE518 REGISTER FILE MAP



FSR<6:5>		00	01
File Address			
00h		INDF <sup>(1)</sup>	20h
🕈 01h		TMR0	]
02h		PCL	
03h		STATUS	Addresses map
04h		FSR	addresses
05h		OSCCAL	in Bank 0.
06h		GPIO	
07h		General Purpose Registers	2Fh
UFII	10h	General Purpose Registers	30h General Purpose Registers
	1Fh		3Fh
		Bank 0	Bank 1
Note 1:	Not	a physical regis	ter. See Section 4.8

### FIGURE 4-3: PIC12C509, PIC12C509A, PIC12CR509A AND PIC12CE519 REGISTER FILE MAP

### 6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.



### FIGURE 6-1: TIMER0 BLOCK DIAGRAM

### 8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC12C5XX family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- · Oscillator selection
- Reset
  - Power-On Reset (POR)
  - Device Reset Timer (DRT)
  - Wake-up from SLEEP on pin change
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- · ID locations
- · In-circuit Serial Programming

The PIC12C5XX has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. If using INTRC or EXTRC there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

### 8.1 Configuration Bits

The PIC12C5XX configuration word consists of 12 bits. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit, and one bit is the MCLR enable bit.

### FIGURE 8-1: CONFIGURATION WORD FOR PIC12C5XX

_	_	_	_	_	_	_	MCI RE	CP	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit11	10	9	8	7	6	5	4	3	2	1	bit0	Address <sup>(1)</sup> :	FFFh
bit 11-5:	Unimplemented												
bit 4:	bit 4: MCLRE: MCLR enable bit. 1 = MCLR pin enabled 0 = MCLR tied to VDD, (Internally)												
bit 3:	CP: Code protection bit. 1 = Code protection off 0 = Code protection on												
bit 2:	WDTE: Watchdog timer enable bit 1 = WDT enabled 0 = WDT disabled												
bit 1-0:	<ul> <li>I-0: FOSC1:FOSC0: Oscillator selection bits</li> <li>11 = EXTRC - external RC oscillator</li> <li>10 = INTRC - internal RC oscillator</li> <li>01 = XT oscillator</li> <li>00 = LP oscillator</li> </ul>												
Note 1:	Note 1: Refer to the PIC12C5XX Programming Specifications to determine how to access the configuration word. This register is not user addressable during device operation.												

### 8.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C, see "Electrical Specifications" section for information on variation over voltage and temperature.

In addition, a calibration instruction is programmed into the top of memory which contains the calibration value for the internal RC oscillator. This location is never code protected regardless of the code protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the reset vector. This will load the W register with the calibration value upon reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part. so it can be reprogrammed correctly later.

For the PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, and PIC12CR509A, bits <7:2>, CAL5-CAL0 are used for calibration. Adjusting CAL5-0 from 000000 to 111111 yields a higher clock speed. Note that bits 1 and 0 of OSCCAL are unimplemented and should be written as 0 when modifying OSCCAL for compatibility with future devices.

For the PIC12C508 and PIC12C509, the upper 4 bits of the register are used. Writing a larger value in this location yields a higher clock speed.

### 8.3 <u>RESET</u>

The device differentiates between various kinds of reset:

- a) Power on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP
- f) Wake-up from SLEEP on pin change

Some registers are not reset in any way; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on poweron reset (POR),  $\overline{MCLR}$ , WDT or wake-up on pin change reset during normal operation. They are not affected by a WDT reset during SLEEP or  $\overline{MCLR}$  reset during SLEEP, since these resets are viewed as resumption of normal operation. The exceptions to this are  $\overline{TO}$ ,  $\overline{PD}$ , and GPWUF bits. They are set or cleared differently in different reset situations. These bits are used in software to determine the nature of reset. See Table 8-3 for a full description of reset states of all registers.

### 8.3.1 MCLR ENABLE

This configuration bit when unprogrammed (left in the '1' state) enables the external  $\overline{MCLR}$  function. When programmed, the  $\overline{MCLR}$  function is tied to the internal VDD, and the pin is assigned to be a GPIO. See Figure 8-7. When pin GP3/ $\overline{MCLR}$ /VPP is configured as  $\overline{MCLR}$ , the internal pull-up is always on.

### FIGURE 8-7: MCLR SELECT



### 8.4 Power-On Reset (POR)

The PIC12C5XX family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip reset for most power-up situations.

The on-chip POR circuit holds the chip in reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the GP3/MCLR/VPP pin as MCLR and tie through a resistor to VDD or program the pin as GP3. An internal weak pull-up resistor is implemented using a transistor. Refer to Table 11-1 for the pull-up resistor ranges. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 8-8.

The Power-On Reset circuit and the Device Reset Timer (Section 8.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the onchip reset signal.

A power-up example where  $\overline{\text{MCLR}}$  is held low is shown in Figure 8-9. VDD is allowed to rise and stabilize before bringing  $\overline{\text{MCLR}}$  high. The chip will actually come out of reset TDRT msec after  $\overline{\text{MCLR}}$  goes high.

In Figure 8-10, the on-chip Power-On Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be GP3.). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 8-11 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 8-10).

Note:	When the device starts normal operation
	(exits the reset condition), device operating
	parameters (voltage, frequency, tempera-
	ture, etc.) must be meet to ensure opera-
	tion. If these conditions are not met, the
	device must be held in reset until the oper-
	ating conditions are met.

For additional information refer to Application Notes "Power-Up Considerations" - AN522 and "Power-up Trouble Shooting" - AN607.

### 9.0 INSTRUCTION SET SUMMARY

Each PIC12C5XX instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC12C5XX instruction set summary in Table 9-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

### TABLE 9-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs.

Figure 9-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

### FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations						
	11	65	4		0	
	OPCODE	d		f (FILE #)		
	d = 0 for destination W d = 1 for destination f f = 5-bit file register address					
Bi	t-oriented file regis	ter ope	ratio	ns		
	11	87	5	4	0	
	OPCODE	b (Bl	T #)	f (FILE #)		
	b = 3-bit bit address f = 5-bit file register address					
Li	Literal and control operations (except GOTO)					
	11	8	7		0	
	OPCODE			k (literal)		
	k = 8-bit immediate value					
Literal and control operations - GOTO instruction						
	11	9	8		0	
	OPCODE			k (literal)		

k = 9-bit immediate value

COMF	Complement f					
Syntax:	[label] COMF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$					
Operation:	$(\bar{f})  ightarrow (dest)$					
Status Affected:	Z					
Encoding:	0010 01df ffff					
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	COMF REG1,0					
Before Instru REG1	ction = 0x13					
After Instruct REG1 W	ion = 0x13 = 0xEC					

DECF	Decrement f					
Syntax:	[label] DECF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$					
Operation:	$(f) - 1 \rightarrow (dest)$					
Status Affected:	Z					
Encoding:	0000 11df ffff					
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	decf cnt, 1					
Before Instru CNT Z After Instruct CNT Z	$ \begin{array}{rcl} \text{ction} \\ = & 0x01 \\ = & 0 \\ \text{ion} \\ = & 0x00 \\ = & 1 \end{array} $					

DECFSZ	Decrement f, Skip if 0					
Syntax:	[label] DECFSZ f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$					
Operation:	(f) $- 1 \rightarrow d$ ; skip if result = 0					
Status Affected:	None					
Encoding:	0010 11df ffff					
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead mak- ing it a two cycle instruction.					
Words:	1					
Cycles:	1(2)					
Example:	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •					
Before Instru	ction					
PC	= address (HERE)					
After Instruct CNT if CNT PC if CNT PC	<pre>ion = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)</pre>					
GOTO	Unconditional Branch					
Syntax:	[ <i>label</i> ] GOTO k					

Syntax:	[ label ]	GOTO	k	
Operands:	$0 \le k \le 511$			
Operation:	$k \rightarrow PC < 8:0>;$ STATUS<6:5> $\rightarrow PC < 10:9>$			
Status Affected:	None			
Encoding:	101k	kkkk	kkkk	
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example:	GOTO THI	ERE		
After Instruct PC =	ion address	(THERE)		

SWAPF	Swap Nibbles in f			
Syntax:	[label] SWAPF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$			
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$			
Status Affected:	None			
Encoding:	0011 10df fff	f		
Description:	The upper and lower nibbl 'f' are exchanged. If 'd' is placed in W register. If 'd' is placed in register 'f'.	les of register 0 the result is is 1 the result		
Words:	1			
Cycles:	1			
Example	SWAPF REG1, 0			
Before Instru REG1	ction = 0xA5			
After Instruct REG1 W	ion = 0xA5 = 0X5A			

TRIS	Load TRIS Register					
Syntax:	[label] TRIS f					
Operands:	f = 6					
Operation:	(W) $\rightarrow$ TRIS register f					
Status Affected:	None					
Encoding:	0000 0000 0fff					
Description:	TRIS register 'f' (f = 6) is loaded with the contents of the W register					
Words:	1					
Cycles:	1					
Example	TRIS GPIO					
Before Instru W	ction = 0XA5					
After Instruct TRIS	ion = 0XA5					
<b>Note:</b> f = 6 for	or PIC12C5XX only.					

XORLW	Exclusive OR literal with W							
Syntax:	[ <i>label</i> ]	[ <i>label</i> ] XORLW k						
Operands:	$0 \le k \le 2$	$0 \le k \le 255$						
Operation:	(W) .XOF	$R. k \to (W$	/)					
Status Affected:	Z							
Encoding:	1111	kkkk	kkkk					
Description:	Description: The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.							
Words:	1							
Cycles:	1							
Example:	XORLW	0xAF						
Before Instruction								
W =	0xB5							
After Instruction								
W =	0x1A							

XORWF Exclusive OR W with f						
Syntax:	[label] XORWF	f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$					
Operation:	(W) .XOR. (f) $\rightarrow$ (dest)					
Status Affected: Z						
Encoding:	0001 10df	fff				
Description: Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' 1 the result is stored back in register						
Words:	1					
Cycles:	1					
Example XORWF REG, 1						
Before Instru REG W	ction = 0xAF = 0xB5					
After Instruct REG W	on = 0x1A = 0xB5					

NOTES:

### 10.6 <u>SIMICE Entry-Level Hardware</u> <u>Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB<sup>™</sup>-SIM. Both SIM-ICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro® 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entrylevel system development.

### 10.7 <u>PICDEM-1 Low-Cost PICmicro®</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

### 10.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

### 10.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

HCS200 HCS300 HCS301 > > > > 24CXX 25CXX 93CXX >  $\mathbf{i}$  $\mathbf{i}$ PIC17C7XX >  $\mathbf{i}$  $\mathbf{i}$ >  $\mathbf{i}$ PIC17C4X  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$ > PIC16C9XX  $\mathbf{i}$ > > > > > > PIC16C8X > > > > > > > PIC16C7XX  $\mathbf{i}$ > > > >  $\mathbf{i}$ > PIC16C6X  $\mathbf{i}$  $\mathbf{i}$ >  $\mathbf{i}$ >  $\mathbf{i}$ > PIC16CXXX  $\mathbf{i}$ > > > > > > PIC16C5X >  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$ >  $\mathbf{i}$ PIC14000  $\mathbf{i}$ > >  $\mathbf{i}$  $\mathbf{i}$ > PIC12C5XX  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$  $\mathbf{i}$ ICEPIC<sup>TM</sup> Low-Cost In-Circuit Emulator Universal Dev. Kit Total Endurance™ fuzzyTECH<sup>®</sup>-MP Explorer/Edition **PICSTART<sup>®</sup>Plus** Software Model KEELoo Transponder Kit Integrated Development PRO MATE<sup>®</sup> II Evaluation Kit MPLAB<sup>TM</sup>-ICE MPLAB<sup>TM</sup> C17<sup>\*</sup> Fuzzy Logic Dev. Tool **Designers Kit** Environment PICDEM-14A Programmer Programmer KEELOQ® Universal SEEVAL® PICDEM-1 PICDEM-2 PICDEM-3 Compiler Low-Cost MPLABTM KEEL00<sup>®</sup> SIMICE Programmers Emulator Products Software Tools Demo Boards

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

NOTES:

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units	
GP0/GP1						
2.5	-40	38K	42K	63K	Ω	
	25	42K	48K	63K	Ω	
	85	42K	49K	63K	Ω	
	125	50K	55K	63K	Ω	
5.5	-40	15K	17K	20K	Ω	
	25	18K	20K	23K	Ω	
	85	19K	22K	25K	Ω	
	125	22K	24K	28K	Ω	
GP3						
2.5	-40	285K	346K	417K	Ω	
	25	343K	414K	532K	Ω	
	85	368K	457K	532K	Ω	
	125	431K	504K	593K	Ω	
5.5	-40	247K	292K	360K	Ω	
	25	288K	341K	437K	Ω	
	85	306K	371K	448K	Ω	
	125	351K	407K	500K	Ω	

### TABLE 11-1: PULL-UP RESISTOR RANGES - PIC12C508/C509

\* These parameters are characterized but not tested.

### TABLE 11-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC12C508/C509

AC Chara	cteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)}, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)}, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 10.1} \end{array}$						
Parameter No.	Sym	Characteristic	Min*	Тур <sup>(1)</sup>	Max*	Units	Conditions	
		Internal Calibrated RC Frequency	3.58	4.00	4.32	MHz	VDD = 5.0V	
		Internal Calibrated RC Frequency	3.50	—	4.26	MHz	VDD = 2.5V	

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



### FIGURE 11-3: I/O TIMING - PIC12C508/C509

NOTES:

# TABLE 13-1: PULL-UP RESISTOR RANGES\* - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units		
GP0/GP1							
2.5	-40	38K	42K	63K	Ω		
	25	42K	48K	63K	Ω		
	85	42K	49K	63K	Ω		
	125	50K	55K	63K	Ω		
5.5	-40	15K	17K	20K	Ω		
	25	18K	20K	23K	Ω		
	85	19K	22K	25K	Ω		
	125	22K	24K	28K	Ω		
GP3							
2.5	-40	285K	346K	417K	Ω		
	25	343K	414K	532K	Ω		
	85	368K	457K	532K	Ω		
	125	431K	504K	593K	Ω		
5.5	-40	247K	292K	360K	Ω		
	25	288K	341K	437K	Ω		
	85	306K	371K	448K	Ω		
	125	351K	407K	500K	Ω		

\* These parameters are characterized but not tested.



### FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING -PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

### TABLE 13-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Charac	$ \begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000*			ns	VDD = 5 V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5 V (Commercial)
32	TDRT	Device Reset Timer Period <sup>(2)</sup>	9*	18*	30*	ms	VDD = 5 V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	—	—	2000*	ns	

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 13-6.



FIGURE 14-6: SHORT DRT PERIOD VS. VDD



FIGURE 14-7: IOH vs. VOH, VDD = 2.5 V



FIGURE 14-8: IOH vs. VOH, VDD = 3.5 V



### Package Type: K04-018 8-Lead Plastic Dual In-line (P) - 300 mil



Units		INCHES*		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		8			8	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.014	0.018	0.022	0.36	0.46	0.56
Upper Lead Width	B1 <sup>†</sup>	0.055	0.060	0.065	1.40	1.52	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	с	0.006	0.012	0.015	0.20	0.29	0.38
Top to Seating Plane	A	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.060	0.080	0.100	1.52	2.03	2.54
Base to Seating Plane	A2	0.005	0.020	0.035	0.13	0.51	0.89
Tip to Seating Plane	L	0.120	0.130	0.140	3.05	3.30	3.56
Package Length	D‡	0.355	0.370	0.385	9.02	9.40	9.78
Molded Package Width	E‡	0.245	0.250	0.260	6.22	6.35	6.60
Radius to Radius Width	E1	0.267	0.280	0.292	6.78	7.10	7.42
Overall Row Spacing	eB	0.310	0.342	0.380	7.87	8.67	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter.

- <sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."
- <sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent						
RE:	Reader Response						
Fron	n: Name						
	Company						
	Address						
	City / State / ZIP / Country						
	Telephone: () FAX: ()						
Appl	lication (optional):						
Wou	Id you like a reply?YN						
Devi	ce: PIC12C5XX Literature Number: DS40139E						
Que	stions:						
1.	What are the best features of this document?						
2.	How does this document meet your hardware and software development needs?						
3	Do you find the organization of this data sheet easy to follow? If not why?						
0.							
4.	. What additions to the data sheet do you think would enhance the structure and subject?						
-							
5	What delations from the data short could be made without offecting the swarell useful accord						
5.							
-							
6.	5. Is there any incorrect or misleading information (what and where)?						
-							
7.	How would you improve this document?						
-							
8.	How would you improve our software, systems, and silicon products?						