



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	768B (512 x 12)
Program Memory Type	ОТР
EEPROM Size	16 x 8
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12ce518-04e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12C5XX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12C5XX uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1µs @ 4MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), ROM memory, and non-volatile (EEPROM) for each device.

	Memory							
Device	EPROM Program	ROM Program	RAM Data	EEPROM Data				
PIC12C508	512 x 12		25					
PIC12C509	1024 x 12		41					
PIC12C508A	512 x 12		25					
PIC12C509A	1024 x 12		41					
PIC12CR509A		1024 x 12	41					
PIC12CE518	512 x 12		25 x 8	16 x 8				
PIC12CE519	1024 x 12		41 x 8	16 x 8				

The PIC12C5XX can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC12C5XX has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12C5XX simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC12C5XX device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The special registers can be classified into two sets. The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets ⁽²⁾
N/A	TRIS	-	-							11 1111	11 1111
N/A	OPTION	Contains c prescaler,	ontrol bits wake-up or	to configur n change,	e Timer0, and weak j	Timer0/WD1 pull-ups	Г			1111 1111	1111 1111
00h	INDF	Uses conte	ents of FSF	R to addres	ss data me	mory (not a	physical rec	gister)		xxxx xxxx	uuuu uuuu
01h	TMR0	8-bit real-ti	me clock/c	ounter						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Low order	8 bits of PO	0						1111 1111	1111 1111
03h	STATUS	GPWUF	—	PA0	TO	PD	Z	DC	С	0001 1xxx	q00q quuu (3)
04h	FSR (PIC12C508/ PIC12C508A/ PIC12C518)	Indirect da	ndirect data memory address pointer							111x xxxx	111u uuuu
04h	FSR (PIC12C509/ PIC12C509A/ PIC12CR509A/ PIC12CE519)	Indirect da	Indirect data memory address pointer								lluu uuuu
05h	OSCCAL (PIC12C508/ PIC12C509)	CAL3	CAL2	CAL1	CAL0	_	_	_	_	0111	uuuu
05h	OSCCAL (PIC12C508A/ PIC12C509A/ PIC12CE518/ PIC12CE519/ PIC12CR509A)	CAL5	CAL4	CAL3	CAL2	CAL1	CALO	_	_	1000 00	uuuu uu
06h	GPIO (PIC12C508/ PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12CR509A)	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	GPIO (PIC12CE518/ PIC12CE519)	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	11uu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable)

x = unknown, u = unchanged, q = see the tables in Section 8.7 for possible values.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 for an explanation of how to access these bits.

2: Other (non power-up) resets include external reset through MCLR, watchdog timer and wake-up on pin change reset.

3: If reset was due to wake-up on pin change then bit 7 = 1. All other resets will cause bit 7 = 0.

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bit for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions, which do affect STATUS bits, see Instruction Set Summary.

FIGURE 4-4: STATUS REGISTER (ADDRESS:03h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x				
GPWUF	—	PA0	TO	PD	Z	DC	С	R = Readable bit			
bit7	6	5	4	3	2	1	bit0	W = Writable bit - n = Value at POR reset			
bit 7:	GPWUF: GPIO reset bit 1 = Reset due to wake-up from SLEEP on pin change 0 = After power up or other reset										
bit 6:	Unimplem	ented									
bit 5:	 PA0: Program page preselect bits 1 = Page 1 (200h - 3FFh) - PIC12C509, PIC12C509A, PIC12CR509A and PIC12CE519 0 = Page 0 (000h - 1FFh) - PIC12C5XX Each page is 512 bytes. Using the PA0 bit as a general purpose read/write bit in devices which do not use it for program page preselect is not recommended since this may affect upward compatibility with future products. 										
bit 4:	$\overline{\mathbf{TO}}$: Time-or 1 = After po 0 = A WDT	out bit ower-up, C time-out c	LRWDT instr	ruction, or S	LEEP instruc	tion					
bit 3:	PD : Power- 1 = After po 0 = By exect	-down bit ower-up or cution of th	by the CLR e SLEEP in	WDT instruc struction	tion						
bit 2:	Z : Zero bit 1 = The res $0 = The res$	sult of an a sult of an a	rithmetic or rithmetic or	logic opera	tion is zero tion is not ze	ero					
bit 1:	DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions) ADDWF 1 = A carry from the 4th low order bit of the result occurred 0 = A carry from the 4th low order bit of the result did not occur SUBWF 1 = A borrow from the 4th low order bit of the result did not occur 0 = A borrow from the 4th low order bit of the result occurred										
bit 0:	C : Carry/bo ADDWF 1 = A carry 0 = A carry	orrow bit (for r occurred r did not oc	or addwf, s cur	UBWF and R SUBWF 1 = A bor 0 = A bor	RF, RLF insti row did not c row occurred	ructions) occur	RRF or R Load bit w	LF /ith LSB or MSB, respectively			

4.6 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-8).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-8).

Instructions where the PCL is the destination, or Modify PCL instructions, include <code>MOVWF PC</code>, <code>ADDWF PC</code>, and <code>BSF PC</code>, <code>5</code>.



FIGURE 4-8: LOADING OF PC BRANCH INSTRUCTIONS -PIC12C5XX



4.6.1 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page i.e., the oscillator calibration instruction. After executing MOVLW XX, the PC will roll over to location 00h, and begin executing user code.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.7 Stack

PIC12C5XX devices have a 12-bit wide L.I.F.O. hardware push/pop stack.

A CALL instruction will *push* the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Upon any reset, the contents of the stack remain unchanged, however the program counter (PCL) will also be reset to 0.

- Note 1: There are no STATUS bits to indicate stack overflows or stack underflow conditions.
- Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

NOTES:

6.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 8.6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

1.CLRWDT		;Clear WDT
2.CLRF	TMR0	;Clear TMR0 & Prescaler
3.MOVLW	'00xx1111 <i>'</i> b	;These 3 lines (5, 6, 7)
4.OPTION		; are required only if
		; desired
5.CLRWDT		;PS<2:0> are 000 or 001
6.MOVLW	'00xx1xxx'b	;Set Postscaler to
7.OPTION		; desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT		;Clear WDT and
		;prescaler
MOVLW	'xxxx0xxx'	;Select TMR0, new
		<pre>;prescale value and</pre>
		;clock source
OPTION		

FIGURE 6-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



8.2 Oscillator Configurations

8.2.1 OSCILLATOR TYPES

The PIC12C5XX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 8-2). The PIC12C5XX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT or LP modes, the device can have an external clock source drive the GP5/ OSC1/CLKIN pin (Figure 8-3).

FIGURE 8-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC CONFIGURATION)



FIGURE 8-3: EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)



TABLE 8-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C5XX

Osc	Resonator	Cap. Range	Cap. Range	
Type	Freq	C1	C2	
XT	4.0 MHz	30 pF	30 pF	

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC12C5XX

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2		
LP	32 kHz ⁽¹⁾	15 pF	15 pF		
XT	200 kHz	47-68 pF	47-68 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 8-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



FIGURE 8-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)







8.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

8.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.



FIGURE 8-12: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 8-6: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	OPTION	GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: Shaded boxes = Not used by Watchdog Timer, - = unimplemented, read as '0', u = unchanged

9.0 INSTRUCTION SET SUMMARY

Each PIC12C5XX instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC12C5XX instruction set summary in Table 9-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 9-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs.

Figure 9-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations									
	11	65	4		0				
	OPCODE	d		f (FILE #)					
	d = 0 for destination W d = 1 for destination f f = 5-bit file register address								
Bit-oriented file register operations									
	11 8754 0								
	OPCODE b (BIT #) f (FILE #)								
	b = 3-bit bit add f = 5-bit file regi	ress ster ad	ldres	s					
Li	teral and control o	peratio	ns (e	except GOTO)					
	11	8	7		0				
	OPCODE			k (literal)					
	k = 8-bit immediate value								
Literal and control operations - GOTO instruction									
	11	9	8		0				
	OPCODE k (literal)								

k = 9-bit immediate value

CALL	Subroutine Call					
Syntax:	[label]	CALL k				
Operands:	$0 \le k \le 2$	55				
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow \text{Top of Stack}; \\ k \rightarrow PC < 7:0 >; \\ (STATUS < 6:5 >) \rightarrow PC < 10:9 >; \\ 0 \rightarrow PC < 8 > \end{array}$					
Status Affected:	None					
Encoding:	1001	kkkk	kkkk			
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is load into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA- TUS<6:5>, PC<8> is cleared. CALL a two cycle instruction					
Words:	1					
Cycles:	2					
Example:	HERE	CALL	THERE			
Before Instru PC =	ction address (HERE)				
After Instruct PC = TOS =	ion address (address (THERE) HERE + 1)			

CLRF

Syntax:	[label] CLRF f						
Operands:	$0 \le f \le 31$						
Operation:	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z						
Encoding:	0000	011f	ffff				
Description:	The contents of register 'f' are cleared and the Z bit is set.						
Words:	1						
Cycles:	1						
Example:	CLRF	FLAG_REG	3				
Before Instruc FLAG_RE	ction G =	0x5A					
After Instructi FLAG_RE Z	ion EG = =	0x00 1					

Clear f

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Encoding:	0000 0100 0000
Description:	The W register is cleared. Zero bit (Z) is set.
Words:	1
Cycles:	1
Example:	CLRW
Before Instru W =	uction 0x5A
After Instruc W = Z =	tion 0x00 1
CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$00h \rightarrow WDT;$ $0 \rightarrow WDT$ prescaler (if assigned); $1 \rightarrow \overline{TO};$ $1 \rightarrow PD$
Status Affected:	TO, PD
Encoding:	0000 0000 0100
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set.
Words:	
Cualasi	1
Cycles:	1 1
Example:	1 1 CLRWDT
Example: Before Instru WDT cor	1 CLRWDT Juction Junter = ?
Example: Before Instru WDT cou After Instruc	1 CLRWDT Joction Junter = ? tion

SLEEP	Enter SL	EEP Mo	de		S
Syntax:	[<i>label</i>]	SLEEP			S
Operands:	None				C
Operation:	$\begin{array}{l} 00h \rightarrow W \\ 0 \rightarrow WD \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$	VDT; T prescal	er;		C S
Status Affected:	TO, PD,	GPWUF			с г
Encoding:	0000	0000	0011	Ī	L
Description:	Time-out	status bit (wn status b	TO) is set bit (PD) is	The cleared.	
	GPWUF i	s unaffecte	ed.		V
	The WDT cleared.	and its pre	escaler are	9	C
	The proce with the o tion on SL	essor is put scillator sto EEP for m	into SLEE opped. Se ore detail	EP mode ee sec- s.	<u></u>
Words:	1				
Cycles:	1				
Example:	SLEEP				

SUBWF	Sul	otrac	t W from	f
Syntax:	[lab	oel]	SUBWF	f,d
Operands:	0 ≤ d ∈	f ≤ 3 [0,1]	1 	
Operation:	(f) -	- (W)	\rightarrow (dest)	
Status Affected:	C, [DC, Z	-	
Encoding:	00	000	10df	ffff
Description:	Sub W re resu 1 th	etract egiste ult is s e resi	(2's comple or from regis stored in the ult is stored	ment method) the ster 'f'. If 'd' is 0 the W register. If 'd' is back in register 'f'.
Words:	1			
Cycles:	1			
Example 1:	SUE	WF	REG1, 1	
Before Instru REG1 W C After Instruc REG1 W C Example 2: Before Instruc REG1 W C After Instruc REG1 W C	uction = = = = = = = = = = = = =	1 2 ? 1 2 1 2 2 ? 0 2 1	; result is ; result is	positive zero
Example 3: Before Instru REG1 W C After Instruc REG1	uction = = tion =	ר 1 2 ? FF		
W C	=	2 0	; result is	negative

10.6 <u>SIMICE Entry-Level Hardware</u> <u>Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB[™]-SIM. Both SIM-ICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro® 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entrylevel system development.

10.7 <u>PICDEM-1 Low-Cost PICmicro®</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

10.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

10.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

HCS200 HCS300 HCS301 > > > > 24CXX 25CXX 93CXX > \mathbf{i} \mathbf{i} PIC17C7XX > \mathbf{i} \mathbf{i} > \mathbf{i} PIC17C4X \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} > PIC16C9XX \mathbf{i} > > > > > > PIC16C8X > > > > > > > PIC16C7XX \mathbf{i} > > > > \mathbf{i} > PIC16C6X \mathbf{i} \mathbf{i} > \mathbf{i} > \mathbf{i} > PIC16CXXX \mathbf{i} > > > > > > PIC16C5X > \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} > \mathbf{i} PIC14000 \mathbf{i} > > \mathbf{i} \mathbf{i} > PIC12C5XX \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} ICEPICTM Low-Cost In-Circuit Emulator Universal Dev. Kit Total Endurance™ fuzzyTECH[®]-MP Explorer/Edition **PICSTART[®]Plus** Software Model KEELoo Transponder Kit Integrated Development PRO MATE[®] II Evaluation Kit MPLABTM-ICE MPLABTM C17^{*} Fuzzy Logic Dev. Tool **Designers Kit** Environment PICDEM-14A Programmer Programmer KEELOQ® Universal SEEVAL® PICDEM-1 PICDEM-2 PICDEM-3 Compiler Low-Cost MPLABTM KEEL00[®] SIMICE Programmers Emulator Products Software Tools Demo Boards

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

11.3 Timing Parameter Symbology and Load Conditions - PIC12C508/C509

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

т			
1			
F	Frequency	Т	Time
Lowerca	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	OSC	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	ТОСКІ
io	I/O port	wdt	watchdog timer
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 11-1: LOAD CONDITIONS - PIC12C508/C509



TABLE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508/C509

AC Characteristics Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 11.1							
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000*	—	—	ns	VDD = 5 V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5 V (Commercial)
32	TDRT	Device Reset Timer Period ⁽²⁾	9*	18*	30*	ms	VDD = 5 V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	2000*	ns	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 11-6.

TABLE 11-6: DRT (DEVICE RESET TIMER PERIOD - PIC12C508/C509)

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical)	300 µs (typical)
XT & LP	18 ms (typical)	18 ms (typical)

13.1 DC CHARACTERISTICS:

PIC12C508A/509A (Commercial, Industrial, Extended) PIC12CE518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

	DC Characteristics Power Supply Pins		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \end{array}$				
Parm No.	Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0		5.5	V	Fosc = DC to 4 MHz (Commercial/ Industrial, Extended)
D002	RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See section on Power-on Reset for details
D010	Supply Current ⁽³⁾	IDD		0.8	1.4	mA	XT and EXTRC options (Note 4) Fosc = 4 MHz, VDD = 5.5V
D010C			-	0.8	1.4	mA	INTRC Option FOSC = 4 MHz VDD = 5.5V
D010A			—	19	27	μA	LP OPTION, Commercial Temperature $E_{OSC} = 32 \text{ kHz}$ Vpp = 3 0V WDT disabled
			—	19	35	μA	LP OPTION, Industrial Temperature EOSC = 32 kHz , VDD = 3 OV WDT disabled
			_	30	55	μA	LP OPTION, Extended Temperature FOSC = 32 kHz , VDD = 3.0V , WDT disabled
D020	Power-Down Current ⁽⁵⁾	IPD	—	0.25	4	μA	VDD = 3.0V, Commercial WDT disabled
D021 D021B			_	2	5 12	μΑ μΑ	VDD = 3.0V, industrial WDT disabled VDD = 3.0V, Extended WDT disabled
D022	Power-Down Current	ΔIWDT	—	2.2	5	μA	VDD = 3.0V, Commercial
			_	4	ь 11	μΑ μΑ	VDD = 3.0V, industrial $VDD = 3.0V$, Extended
	Supply Current ⁽³⁾ During read/write to EEPROM peripheral	ΔIEE	—	0.1	0.2	mA	FOSC = 4 MHz, Vdd = 5.5V, SCL = 400kHz

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
 - Vss, T0CKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

13.3 DC CHARACTERISTICS:

PIC12C508A/509A (Commercial, Industrial, Extended) PIC12C518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

		Standa	rd Operatii	ng Co	nditions	(unles	s otherwise specified)		
		Operatio	ng tempera	ture	≥ 0°C	TA ≤ +	70°C (commercial)		
DC CH	ARACTERISTICS	$-40^{\circ}C \le IA \le +85^{\circ}C \text{ (industrial)}$							
		Oporati		/nn ra	–40 C ≤	$IA \ge +$	d in DC spoc Section 13.1 and		
		Section	13.2	VDD Ia	inge as u	escribe	a in DC spec Section 13.1 and		
Param	Characteristic	Svm	Min	Typt	Max	Units	Conditions		
No.		•,		.,,,,,		•			
	Input Low Voltage								
	I/O ports	VIL							
D030	with TTL buffer		Vss	-	0.8V	V	For $4.5V \le VDD \le 5.5V$		
			Vss	-	0.15Vdd	V	otherwise		
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V			
D032	MCLR, GP2/T0CKI (in EXTRC mode)		Vss	-	0.2VDD	V			
D033	OSC1 (in EXTRC mode)		Vss	-	0.2VDD		Note 1		
D033	OSC1 (in XT and LP)		Vss	-	0.3Vdd	V	Note 1		
	Input High Voltage								
	I/O ports	Vih		-					
D040	with TTL buffer		0.25VDD +	-	Vdd	V	$4.5V \le VDD \le 5.5V$		
D0404			0.8V				- 41		
D040A	with Sohmitt Trigger buffer		2.00	-	VDD	V	otherwise		
D041				-	VDD	v	For entire vob range		
D042	OSC1 (XT and LD)			-	VDD	v	Note 1		
D042A	OSC1 (AT and LF)			-	VDD	v	note i		
D043	GPIQ weak pull-up current (Note 4)	IDUD	30	250	400	ν 11 Δ			
0010	MCLR pull-up current	IF OK	-	200	30	μΑ	VDD = 5V, $VPIN = V33$		
	Input Leakage Current (Notes 2, 3)				00	μπ	VDD = 3V, VI IIV = V33		
D060	I/O ports	lu l	-	-	+1	μА	Vss < VPIN < Voo Pin at hi-		
2000	" e ponte				<u> </u>	p	impedance		
D061	тоскі		-	-	<u>+</u> 5	μA	$Vss \le VPIN \le VDD$		
D063	OSC1		-	-	+5	μΑ	$Vss \leq VPIN \leq VDD$, XT and LP osc		
						-	configuration		
	Output Low Voltage								
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,		
_							–40°C to +85°C		
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5 V,		
							-40°C to +125°C		
Dooo	Output High Voltage	Mau				V			
D090	I/O ports (Note 3)	VOH	VDD - 0.7	-	-	v	10H = -3.0 IIIA, VDD = 4.5 V, -40°C to +85°C		
			Vpp - 0.7	-	_	V	-40 C (0.400 C)		
DOSON			100 0.7			v	-40°C to +125°C		
	Capacitive Loading Specs on								
	Output Pins								
D100	OSC2 pin	COSC2	-	-	15	pF	In XT and LP modes when exter-		
		_					nal clock is used to drive OSC1.		
D101	All I/O pins	Cio	-	-	50	pF			

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.

INDEX
Α
ALU
Applications. 4
Architectural Overview
Assembler
MPASM Assembler
B
B
Block Diagram
On-Chip Reset Circuit
1 imer0
IMR0/WD1 Prescaler
Watchdog Timer
Brown-Out Protection Circuit
C
CAL0 bit
CAL1 bit
CAL2 bit
CAL3 bit
CALFST bit
CALSLW bit
Carry
Clocking Scheme
Code Protection
Configuration Bits
Configuration Word
D
DC and AC Characteristics
Development Support 59
Development Tools 59
Device Varieties7
Digit Carry9
E
EEPROM Peripheral Operation
Errata
F
Family of Devices
Family of Devices
Features
FSR
Fuzzy Logic Dev. System (<i>fuzzy</i> IECH®-MP)61
I/O Interfacing21
I/O Ports
I/O Programming Considerations
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator
ID Locations
INDF
Indirect Data Addressing
Instruction Cycle
Instruction Flow/Pipelining
Instruction Set Summary
K
KeeLoq® Evaluation and Programming Tools62
L
Loading of PC
M
IVI

IVI
Memory Organization 13
Data Memory14
Program Memory 13
MPLAB Integrated Development Environment Software 61

0
OPTION Register
OSC selection
OSCCAL Register 18
Oscillator Configurations
Oscillator Types
HS
BC 36
XT 36
D
F Declare Marking Information 00
Package Marking Information
PICDEM-1 Low-Cost PICmicro Demo Board 60
PICDEM-2 Low-Cost PIC16CXX Demo Board 60
PICDEM-3 Low-Cost PIC16CXXX Demo Board
PICSTART® Plus Entry Level Development System
POR
Device Reset Timer (DRT) 35, 42
PD 44
Power-On Reset (POR)
<u>TO</u>
PORTA
Power-Down Mode 45
Prescaler
PRO MATE® II Universal Programmer
Program Counter
Q
Q cycles12
R
RC Oscillator
Read Modify Write
Register File Map14
Registers
Special Function 15
Reset
Reset on Brown-Out 44
S
SEEVAL® Evaluation and Programming System
SLEEP
Software Simulator (MPLAB-SIM) 61
Special Features of the CPU 35
Special Function Registers 15
Stack
STATUS
STATUS Register
T
Timer0
Switching Prescaler Assignment 28
Timer0
Timer0 (TMR0) Module
TMR0 with External Clock
Timing Diagrams and Specifications
TRIS Registers 21
VV
Wake-up from SLEEP
vvatchdog Timer (VVDT)
Pregramming Considerations
Filing Considerations
7
∠ero bit9

NOTES: